US8120077B2 - Solid-state imaging device comprising doped channel stop at isolation regions to suppress noise - Google Patents
Solid-state imaging device comprising doped channel stop at isolation regions to suppress noise Download PDFInfo
- Publication number
- US8120077B2 US8120077B2 US11/298,535 US29853505A US8120077B2 US 8120077 B2 US8120077 B2 US 8120077B2 US 29853505 A US29853505 A US 29853505A US 8120077 B2 US8120077 B2 US 8120077B2
- Authority
- US
- United States
- Prior art keywords
- reset transistor
- carriers
- imaging device
- state imaging
- solid
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 238000002955 isolation Methods 0.000 title claims abstract description 36
- 238000003384 imaging method Methods 0.000 title claims description 52
- 238000001514 detection method Methods 0.000 claims abstract description 68
- 239000003990 capacitor Substances 0.000 claims abstract description 65
- 150000002500 ions Chemical class 0.000 claims abstract description 65
- 239000000969 carrier Substances 0.000 claims abstract description 34
- 238000012546 transfer Methods 0.000 claims description 22
- 239000000758 substrate Substances 0.000 claims description 16
- 230000002708 enhancing effect Effects 0.000 claims description 12
- 239000004065 semiconductor Substances 0.000 claims description 12
- 238000006243 chemical reaction Methods 0.000 claims description 11
- 238000010586 diagram Methods 0.000 description 15
- 238000000034 method Methods 0.000 description 13
- 230000007423 decrease Effects 0.000 description 10
- 238000004519 manufacturing process Methods 0.000 description 10
- 230000008901 benefit Effects 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- 230000009467 reduction Effects 0.000 description 5
- 238000009826 distribution Methods 0.000 description 4
- 230000001965 increasing effect Effects 0.000 description 4
- 238000001459 lithography Methods 0.000 description 4
- 230000035945 sensitivity Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 239000007943 implant Substances 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 230000003321 amplification Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000003199 nucleic acid amplification method Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical class [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14603—Special geometry or disposition of pixel-elements, address-lines or gate-electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14609—Pixel-elements with integrated switching, control, storage or amplification elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14609—Pixel-elements with integrated switching, control, storage or amplification elements
- H01L27/14612—Pixel-elements with integrated switching, control, storage or amplification elements involving a transistor
- H01L27/14614—Pixel-elements with integrated switching, control, storage or amplification elements involving a transistor having a special gate structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1463—Pixel isolation structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14689—MOS based technologies
Definitions
- the present invention relates to a solid-state imaging device.
- a solid-state imaging device detects, as an electric signal, electric charge that is obtained through photoelectrical conversion and accumulated in a photodiode.
- it is made up of cells and signal detection circuits which are arranged in a two-dimensional array (vertically and horizontally) on a semiconductor substrate.
- MOS-type image sensor signal charge generated through conversion by a photoelectrical conversion region (photodiode) is amplified by a transistor.
- the main features of such MOS-type image sensor are not only its high sensitivity and low power consumption but also its capability of single power operation.
- a potential in a signal charge accumulation region is modulated by signal charge generated through photoelectric conversion, and an amplification coefficient of an amplifying transistor varies depending on the potential. Since a MOS-type image sensor includes an amplifying transistor in each pixel, reduction in the pixel size and increase in the number of pixels are expected.
- a MOS-type image sensor has an advantage that it is easy to integrate various circuits, such as peripheral circuits (a resistor circuit and a timing circuit), an analog-to-digital (A/D) conversion circuit, an instruction circuit, a digital-to-analog (D/A) conversion circuit and a digital signal processor (DSP), on the same substrate.
- peripheral circuits a resistor circuit and a timing circuit
- A/D analog-to-digital
- D/A digital-to-analog
- DSP digital signal processor
- FIG. 1 shows one example of a schematic circuit diagram of a MOS-type image sensor.
- An image capture area 10 is made up of a plurality of cells ( 11 - 1 - 1 , 11 - 1 - 2 , . . . 11 - 3 - 3 ) which are arranged in a tow-dimensional array.
- Each cell 11 is made up of a photodiode 12 ( 12 - 1 - 1 , 12 - 1 - 2 , . . . 12 - 3 - 3 ) that is a photoelectrical conversion element, an electric charge transfer transistor 13 ( 13 - 1 - 1 , 13 - 1 - 2 , . . . 13 - 3 - 3 ), a reset transistor 14 ( 14 - 1 - 1 , 14 - 1 - 2 , . . . 14 - 3 - 3 ) for removing electric charge, and an amplifying transistor 15 ( 15 - 1 - 1 , 15 - 1 - 2 , . . . 15 - 3 - 3 ).
- a photoelectrical conversion region is made up of the photodiode 12 and the electric charge transfer transistor 13
- a signal detection circuit region is made up of the reset transistor 14 and the amplifying transistor 15 .
- peripheral circuits such as a horizontal shift register 21 and a vertical shift register 22 are arranged.
- a horizontal pixel selection line 24 and a reset line 23 each select the cell positions in the horizontal direction using the horizontal shift register 21 .
- the horizontal pixel selection line 24 is connected to the gate of each electric charge transfer transistor 13 in order to determine the line for reading out signal charge.
- a vertical voltage input transistor 28 is connected to a vertical signal line 26 in order to select the cell positions in the vertical direction.
- FIG. 2 and FIGS. 3A and 3B show the top view and the cross-sectional views of a MOS-type solid-state imaging device that is one example of a conventional solid-state imaging device.
- FIG. 2 shows the top view of such MOS-type solid-state imaging device.
- the top surface is made up of the following three regions: an electric charge transfer transistor including a photodiode 101 , a transfer gate 103 and a detection capacitor 104 ; a reset transistor including the detection capacitor 104 , a reset gate electrode 108 and a drain region 106 ; and an amplifying transistor 105 including the drain region 106 , a source region 115 and an amplifying gate 114 .
- FIGS. 3A and 3B show the cross-sectional views of the MOS-type solid-state imaging device.
- FIG. 3A shows the cross section A-A′ in FIG. 2 .
- On a semiconductor substrate 113 there are a phototransistor region, a reset transistor region and the electric charge amplifying transistor 105 .
- the phototransistor region includes: the photodiode 101 ; the transfer gate 103 which is made up of a transfer gate electrode of a transfer transistor for transferring the electric charge generated from incident light and accumulated in the photodiode 101 and a gate insulating layer 107 ; and the detection capacitor 104 for accumulating the electric charge transferred from the photodiode 101 via the transfer gate 103 .
- the reset transistor region includes, as a source region, the gate electrode 108 , the drain region 106 and the above detection capacitor 104 .
- the electric charge amplifying transistor 105 includes the drain region 106 , the gate electrode 114 and the source region 115 .
- the gate insulating layer is made of silicon oxides (SiO 2 ) or silicon nitride (SiN).
- FIG. 3B shows the cross section B-B′ in FIG. 2 .
- the channel width W below the gate is determined by the width of the area between the element isolation regions 110 .
- the operating principle of such MOS-type solid-state imaging device is as follows.
- the light detected by the photodiode 101 is converted into electric charge, and the electric charge is transferred to the detection capacitor 104 by turning on the transfer gate 103 .
- the electric charge accumulated in the detection capacitor 104 is transferred to the electric charge amplifying transistor 105 for performing signal amplification processing.
- the reset gate electrode 108 is formed in order to completely remove the electric charge accumulated in the detection capacitor 104 therefrom, before the electric charge accumulated in the photodiode 101 is transferred to the detection capacitor 104 by turning on the transfer gate 103 .
- the reset gate electrode 108 By turning on the reset gate electrode 108 before transferring the electric charge to the detection capacitor 104 , it becomes possible to completely transfer the charge to the drain region 106 .
- the drain region 106 needs to be applied a plus voltage so that it has the higher voltage than the detection capacitor 104 . This makes it possible to completely remove the carriers in the detection capacitor 104 .
- a conventional art has suggested a solid-state imaging device for reducing the capacitance of a detection capacitor (Japanese Laid-Open Patent Application No. H05-291550 Publication).
- Cfd is almost equal to Csub, Cfd can be reduced by reducing the area Sfd of the detection capacitor 104 .
- Csub is the capacitance between the detection capacitor 104 and the substrate 113
- dfd is the distance between the detection capacitor 104 and the substrate 113
- Cr is the capacitance between the detection capacitor 104 and the reset gate electrode 108
- Co is the capacitance between the detection capacitor 104 and the transfer gate 103
- Cs is the capacitance between the detection capacitor 104 and the amplifying transistor 105
- Cd is the capacitance between the source 115 and the drain 106 .
- W is the channel width below the reset gate electrode 108
- ⁇ is the permittivity
- Lr is the gate length of the reset gate electrode 108 .
- the channel width of a transistor is normally determined by the width of an active region. Since the width of an active region (channel width) is almost determined by the resolution of a stepper used for a lithography process in semiconductor manufacturing processes, it is difficult to decrease the width to less than 0.2 ⁇ m to 0.3 ⁇ m.
- a solid-state imaging device includes: a photodiode which performs photoelectric conversion of incident light into signal charge; a transfer transistor which transfers the signal charge accumulated in the photodiode; a detection capacitor which accumulates the signal charge transferred by the transfer transistor; and a reset transistor which discharges, into a drain, the signal charge accumulated in the detection capacitor, wherein the photodiode, the transfer transistor, the detection capacitor and the reset transistor are formed on a semiconductor substrate, and ions are distributed at least on a sidewall of a channel below a gate electrode of the reset transistor, the ions enhancing generation of carriers of an opposite polarity to the channel.
- the reset transistor has a gate width which is shorter than a gate length.
- the ions enhancing the generation of the carriers of the opposite polarity to the channel are distributed seamlessly from below the gate electrode of the reset transistor over the detection capacitor or the drain.
- the effective gate width of the reset transistor is from 0.01 ⁇ m to 0.4 ⁇ m inclusive.
- the effective gate length of the reset transistor is from 0.1 ⁇ m to 1.0 ⁇ m inclusive.
- ions are distributed in a boundary between an active region which forms the photodiode and an element isolation region which separates the active region for isolating each element, the ions enhancing generation of carriers of an opposite polarity to majority carriers of the photodiode.
- the above-mentioned method of the present invention has the following effects. Firstly, it is possible to reduce the effective channel width of a reset transistor with the less manufacturing process steps than the conventional method, and therefore to realize a solid-state imaging device with high sensitivity and high image quality by reducing the capacitance of the detection capacitor and thus increasing the output voltage. Secondly, such solid-state imaging device can be manufactured by very simple process steps, and therefore the present invention is suitable for mass production.
- FIG. 1 is a structure diagram of a conventional solid-state imaging device
- FIG. 2 is a structure diagram (top view) of the conventional solid-state imaging device
- FIGS. 3A and 3B are structure diagrams (cross-sectional views) of the conventional solid-state imaging device
- FIG. 4 is an explanatory diagram of a capacitance of a detection capacitor in a solid-state imaging device
- FIG. 5 is a structure diagram (top view) of a solid-state imaging device in a first embodiment of the present invention
- FIGS. 6A and 6B are structure diagrams (cross-sectional views) of the solid-state imaging device in the first embodiment of the present invention.
- FIGS. 7A and 7B are explanatory diagrams of decrease in channel width of a transistor
- FIGS. 8A , 8 B and 8 C are diagrams showing a method for manufacturing a solid-state imaging device in a second embodiment of the present invention.
- FIG. 9 is a structure diagram (top view) of the solid-state imaging device in the second embodiment of the present invention.
- FIGS. 10A and 10B are structure diagrams (cross-sectional views) of the solid-state imaging device in the second embodiment of the present invention.
- FIG. 11 is a structure diagram (top view) of a solid-state imaging device in a third embodiment of the present invention.
- FIG. 12 is a structure diagram (top view) of a solid-state imaging device in a fourth embodiment of the present invention.
- FIG. 5 shows a top view of a solid-state imaging device in the first embodiment of the present invention.
- This solid-state imaging device is different from the conventional one in that ions 111 (P-type or N-type ions) having electric charge of an opposite polarity to the carriers (electrons or holes) in the channel below the reset gate electrode 108 are distributed around the boundary between the channel below the reset gate electrode 108 and the element isolation region 110 in FIG. 5 .
- the solid-state imaging device in the present embodiment has the same structure as the conventional one shown in FIGS. 2 and 3 , except for the above-mentioned distribution of ions.
- FIGS. 6A and 6B show cross-sectional views of the solid-state imaging device of the first embodiment.
- a cross section A-A′, shown in FIG. 6A , of the solid-state imaging device in FIG. 5 is same as that of the conventional embodiment.
- another cross section B-B′ shown in FIG. 6B is different from the conventional embodiment in that ions 111 (P-type or N-type ions) having electric charge of an opposite polarity to the carriers (electrons or holes) of the channel are distributed along the sidewall of the element isolation region 110 .
- the channel width of a transistor is determined by the width of an active region in between element isolation regions.
- FIG. 5 shows a boundary line 100 between an active region and a element isolation region. A region surrounded by the boundary line 100 is an active region. It is possible to reduce the capacitance value Cfd of the detection capacitor 104 as the channel width W below the reset gate electrode 108 decreases.
- FIGS. 7A and 7B show a reset transistor. This reset transistor is made up of the drain 106 , the reset gate electrode 108 and the detection capacitor 104 , as mentioned above.
- FIG. 7A is a diagram showing a cross section B-B′ of the solid-state imaging device shown in FIG. 2 in the conventional embodiment, while FIG.
- FIG. 7B is a diagram showing a cross section B-B′ of the solid-state imaging device shown in FIG. 5 in the present embodiment.
- the channel width W is determined by the width of active region 112 .
- the channel width W decreases. That is because the potential of a conduction band increases and thus electron density decreases in the area into which the ions 111 are implanted.
- the width of the active region 112 is almost determined by the resolution of a stepper used for a lithography process, and it is difficult to reduce the width up to around 0.2 ⁇ m to 0.3 ⁇ m.
- the ions 111 for enhancing the generation of carriers of an opposite polarity to the channel are distributed around the boundary between the active region 112 and the element isolation region 110 . Therefore, it becomes possible to narrow the effective channel width W while reducing the damage on the substrate surface.
- the channel width of a transistor is effectively determined by a channel width below a gate electrode.
- the above-mentioned ions are distributed not only in the transboundary region covering both the gate electrode 108 and the active region but also in the manner as shown in FIG. 5 .
- the ions are distributed not only below the reset gate electrode 108 but also in the region from below the reset gate electrode 108 over the detection capacitor 104 or the drain region 106 seamlessly. This is because not only reduction of the channel length below the gate but also reduction of the channel width of a drain and a source region produces a greater effect of decrease in capacitance.
- N-type ions such as arsenic (As) are commonly implanted to form a channel of a reset transistor. Therefore, P-type ions 111 need to be distributed around the boundary between the active region 112 and the element isolation region 110 , and boron is usually used for the ions. It is desirable that these ions 111 are distributed in the width of about 0.05 to 0.2 ⁇ m in between the boundary line. This is because distribution of too many P-type ions causes an extreme decrease in the channel width and thus makes it difficult to transfer the carriers in the detection capacitor 104 to the drain region 106 even if the reset gate electrode 108 is turned on.
- the gate width is in a range between 0.01 ⁇ m and 0.4 ⁇ m inclusive, assuming that the width of the active region formed by a stepper is about 0.1 ⁇ m to 0.4 ⁇ m. Since the transistor capacitance decreases in such region, and therefore removal of carriers from the detection capacitor 104 can be achieved as well.
- a trench isolation structure normally used in a manufacturing method for a field-effect transistor As shown in FIG. 8A , a trench 117 is formed in a region where an element isolation region is formed on the silicon substrate 113 , as shown in FIG. 8B , the ions 111 , having electric charge of an opposite polarity to the carriers of the channel, are implanted into the trench 117 , and then, as shown in FIG. 8C , an oxide layer 110 is deposited thereon, the substrate surface is planarized and elements such as a gate electrode are formed thereon.
- This method makes it possible to easily implant the ions 111 along the sidewall of the element isolation region (namely, into the boundary between the active region 112 and the element isolation region 110 ), while minimizing the number of additional process steps.
- This manufacturing method makes it possible to realize the above-mentioned structure by adding only one process step of ion implantation to the normal trench isolation forming process. In this case, it is possible to recover, by heat treatment, the damage on the active region (channel) 112 in the vicinity of the ions 111 caused by ion implantation. It is desirable that the temperature of the heat treatment is 700 to 900 degrees centigrade and the duration of the treatment is 10 to 120 minutes.
- the present embodiment makes it possible to reduce the effective channel width up to about 0.1 ⁇ m. In other words, it is possible to reduce not only the channel width in the present embodiment to about one half to one third the conventional width, but also to reduce the capacitance between the detection capacitor 104 and the reset gate to about one half to one third.
- a decrease in the capacitance of the detection capacitor 104 results in an increase in the amount of change in the output voltage generated when the electric charge transferred from the photodiode to the detection capacitor 104 is converted into voltage.
- This increase in the amount of change improves the detection sensitivity as well as the signal-to-noise (S/N) ratio, and therefore brings about improvement in image quality in a MOS-type solid-state imaging device.
- the gate length is as long as possible, and in particular, it is desirable that the gate width is shorter than the gate length.
- the first reason for this is that a longer gate length makes it possible to average variations in the channel width, and thus reduce variations in the characteristics of a reset transistor formed in each of cells arranged in an array.
- the second reason is that a longer gate length makes it possible to increase the maximum voltage to be applied between the drain and the source of the reset transistor, and thus remove the electric charge in the detection capacitor 104 when the reset gate is turned on.
- the gate length is in a range between 0.1 ⁇ m and 1.0 ⁇ m inclusive.
- the gate length of less than 0.1 ⁇ m is too short to obtain the favorable transistor characteristics due to a hot channel factor and the like.
- the gate length of more than 1.0 ⁇ m makes the capacitance between the detection capacitor 104 and the reset gate too large to ignore with respect to the capacitance of the detection capacitor 104 .
- the gate length in the above preferable range makes it possible to apply a voltage up to 1V to 5V to the detection capacitor 104 .
- FIG. 9 and FIGS. 10A and 10B show a top view and cross-sectional views of a solid-state imaging device in a second embodiment of the present invention.
- FIG. 9 to implant ions (normally P-type), which have electric charge of an opposite polarity to the ions (normally N-type) which have electric charge for forming the photodiode 101 and the channel, seamlessly (so that the ions surrounds the entire active region in a unit cell).
- the boundary line 100 between the active region and the element isolation region is shown. The active region is inside the region surrounded by the boundary line 100 , and the element isolation region is outside it.
- the structure of the second embodiment is same as that of the first embodiment as shown in FIGS. 5 and 6 , except that the second embodiment distributes, in the vicinity of the boundary line 100 between the active region and the element isolation region, ions (normally P-type) having electric charge of an opposite polarity to the ions (normally N-type) having electric charge for forming the photodiode 101 .
- the channels of the reset transistor and the photodiode are N-type, while P-type ions are distributed in the vicinity of the boundary between the active region and the element isolation region of the photodiode.
- the ions 111 of the same type, namely P-type are distributed in the vicinity of the boundary between the active region and the element isolation region of the photodiode, as shown in FIG. 9 .
- FIG. 11 shows a top view of a solid-state imaging device in the third embodiment of the present invention.
- the second embodiment describes the case where the photodiode 101 and the detection capacitor 104 are mounted in a one-to-one relationship.
- the photodiodes 101 are mounted in a many-to-one relationship with each of the detection capacitor 104 , the reset transistor and the amplifying transistor.
- the ratio between them is normally two-to-one or four-to-one.
- the case of two-to-one is called two-pixel-to-one-cell, while the case of four-to-one is called four-pixel-to-one-cell. Since the space for transistors in the many-to-one structure is smaller than that in the one-to-one structure, the former structure has an advantage over the latter that the space to be used for the photodiode 101 becomes larger.
- ions enhancing the generation of carriers of an opposite polarity to the majority carriers in the photodiode 101 are distributed in the vicinity of the boundary 100 between the photodiode 101 and the element isolation region as well as in the vicinity of the boundary 100 between the channels of the transistors and the element isolation region.
- Such ion distribution makes it possible not only to reduce white noises in the photodiode 101 but also to reduce the capacitance of the detection capacitor 104 . It also has an effect that it can be realized without increasing manufacturing process steps.
- FIG. 12 shows a top view of a solid-state imaging device in the fourth embodiment of the present invention.
- the fourth embodiment is different from the third embodiment in that the detection capacitor 104 , the reset transistor and the amplifying transistor do not share the drain and the source, but have their own drains and sources separately. Therefore, the photodiode 101 and the transistors can be arranged more flexibly.
- ions enhancing the generation of carriers of an opposite polarity to the majority carriers in the photodiode 101 are distributed in the vicinity of the boundary 100 between the photodiode 101 and the element isolation region as well as in the vicinity of the boundary 100 between the channels of the transistors and the element isolation region. Such ion distribution makes it possible not only to reduce white noises in the photodiode 101 but also to reduce the capacitance of the detection capacitor 104 .
- the present invention is applicable, in particular, to a microfabricated MOS-type solid-state imaging device and a camera equipped with such solid-state imaging device.
- the present invention is applicable to an image sensor, a digital still camera, a camera-equipped cell phone, a camera mounted in a laptop, a camera unit to be connected to an information processing device and the like with high sensitivity and high image quality.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Electromagnetism (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
Abstract
Description
Vfd=Qfd/Cfd
Csub=ε·Sfd/dfd
Cfd=Csub+Co+Cr+Cs+Cd
Cr=ε·Lr·W/(Lr/2)=2·ε·W
Claims (11)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/339,481 US8772844B2 (en) | 2004-12-16 | 2011-12-29 | Solid-state imaging device |
US14/324,167 US20150014753A1 (en) | 2004-12-16 | 2014-07-05 | Solid-state imaging device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004-365100 | 2004-12-16 | ||
JP2004365100 | 2004-12-16 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/339,481 Division US8772844B2 (en) | 2004-12-16 | 2011-12-29 | Solid-state imaging device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060131624A1 US20060131624A1 (en) | 2006-06-22 |
US8120077B2 true US8120077B2 (en) | 2012-02-21 |
Family
ID=36594572
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/298,535 Active 2028-03-31 US8120077B2 (en) | 2004-12-16 | 2005-12-12 | Solid-state imaging device comprising doped channel stop at isolation regions to suppress noise |
US13/339,481 Active US8772844B2 (en) | 2004-12-16 | 2011-12-29 | Solid-state imaging device |
US14/324,167 Abandoned US20150014753A1 (en) | 2004-12-16 | 2014-07-05 | Solid-state imaging device |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/339,481 Active US8772844B2 (en) | 2004-12-16 | 2011-12-29 | Solid-state imaging device |
US14/324,167 Abandoned US20150014753A1 (en) | 2004-12-16 | 2014-07-05 | Solid-state imaging device |
Country Status (4)
Country | Link |
---|---|
US (3) | US8120077B2 (en) |
KR (1) | KR20060069319A (en) |
CN (1) | CN1812113A (en) |
TW (1) | TW200627636A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8670059B2 (en) | 2009-02-06 | 2014-03-11 | Canon Kabushiki Kaisha | Photoelectric conversion device having an n-type buried layer, and camera |
US9813651B2 (en) | 2012-06-27 | 2017-11-07 | Panasonic Intellectual Property Management Co., Ltd. | Solid-state imaging device |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100714484B1 (en) * | 2005-08-12 | 2007-05-04 | 삼성전자주식회사 | Image sensor and method for fabricating the same |
JP2008091643A (en) * | 2006-10-02 | 2008-04-17 | Matsushita Electric Ind Co Ltd | Solid-state image pick-up device |
US7812380B2 (en) * | 2007-10-03 | 2010-10-12 | Panasonic Corporation | Solid-state imaging device and manufacturing method of the same |
JP2009277722A (en) * | 2008-05-12 | 2009-11-26 | Panasonic Corp | Solid state imaging device, and method of manufacturing the same |
JP2010206172A (en) | 2009-02-06 | 2010-09-16 | Canon Inc | Image sensing device, and camera |
JP2010206174A (en) | 2009-02-06 | 2010-09-16 | Canon Inc | Photoelectric converter, method of manufacturing the same, and camera |
JP5451098B2 (en) * | 2009-02-06 | 2014-03-26 | キヤノン株式会社 | Manufacturing method of semiconductor device |
JP5484109B2 (en) * | 2009-02-09 | 2014-05-07 | 三菱電機株式会社 | Electro-optic device |
JP2011155168A (en) | 2010-01-28 | 2011-08-11 | Sony Corp | Semiconductor device, method for manufacturing the same, and solid-state imaging device |
JP2012182377A (en) * | 2011-03-02 | 2012-09-20 | Sony Corp | Solid-state imaging device |
JP5377549B2 (en) * | 2011-03-03 | 2013-12-25 | 株式会社東芝 | Solid-state imaging device |
US8883544B2 (en) * | 2012-05-04 | 2014-11-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming an image device |
JP6179865B2 (en) * | 2012-06-26 | 2017-08-16 | パナソニックIpマネジメント株式会社 | Solid-state imaging device and manufacturing method thereof |
US10529767B2 (en) * | 2015-07-16 | 2020-01-07 | Sony Semiconductor Solutions Corporation | Solid state image sensor, fabrication method, and electronic apparatus |
CN108288439B (en) * | 2017-01-10 | 2020-06-30 | 陈扬证 | Display device |
JP2022119066A (en) | 2021-02-03 | 2022-08-16 | キヤノン株式会社 | Imaging device, imaging system and moving device |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4463383A (en) * | 1981-05-09 | 1984-07-31 | Sony Corporation | Image pickup apparatus |
USRE34158E (en) * | 1984-10-17 | 1993-01-12 | Hitachi, Ltd. | Complementary semiconductor device |
JPH05291550A (en) | 1992-04-08 | 1993-11-05 | Fujitsu Ltd | Solid-state image sensing device and its manufacture |
JP2000353801A (en) | 1999-06-14 | 2000-12-19 | Mitsubishi Electric Corp | Semiconductor device with solid-state image sensing element and its manufacture |
US6211509B1 (en) * | 1998-03-31 | 2001-04-03 | Kabushiki Kaisha Toshiba | Solid-state image sensor |
US6507365B1 (en) * | 1998-11-30 | 2003-01-14 | Kabushiki Kaisha Toshiba | Solid-state imaging device |
US6847400B2 (en) * | 2001-03-22 | 2005-01-25 | Xerox Corporation | Photosensitive apparatus wherein an initial charge on a photodiode is sampled and substracted during readout |
US7358475B2 (en) * | 2004-01-26 | 2008-04-15 | Matsushita Electric Industrial Co., Ltd. | Solid-state imaging device and camera |
-
2005
- 2005-12-12 US US11/298,535 patent/US8120077B2/en active Active
- 2005-12-13 TW TW094144028A patent/TW200627636A/en unknown
- 2005-12-16 CN CNA2005101296742A patent/CN1812113A/en active Pending
- 2005-12-16 KR KR1020050124365A patent/KR20060069319A/en not_active Application Discontinuation
-
2011
- 2011-12-29 US US13/339,481 patent/US8772844B2/en active Active
-
2014
- 2014-07-05 US US14/324,167 patent/US20150014753A1/en not_active Abandoned
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4463383A (en) * | 1981-05-09 | 1984-07-31 | Sony Corporation | Image pickup apparatus |
USRE34158E (en) * | 1984-10-17 | 1993-01-12 | Hitachi, Ltd. | Complementary semiconductor device |
JPH05291550A (en) | 1992-04-08 | 1993-11-05 | Fujitsu Ltd | Solid-state image sensing device and its manufacture |
US6211509B1 (en) * | 1998-03-31 | 2001-04-03 | Kabushiki Kaisha Toshiba | Solid-state image sensor |
US6507365B1 (en) * | 1998-11-30 | 2003-01-14 | Kabushiki Kaisha Toshiba | Solid-state imaging device |
JP2000353801A (en) | 1999-06-14 | 2000-12-19 | Mitsubishi Electric Corp | Semiconductor device with solid-state image sensing element and its manufacture |
US6847400B2 (en) * | 2001-03-22 | 2005-01-25 | Xerox Corporation | Photosensitive apparatus wherein an initial charge on a photodiode is sampled and substracted during readout |
US7358475B2 (en) * | 2004-01-26 | 2008-04-15 | Matsushita Electric Industrial Co., Ltd. | Solid-state imaging device and camera |
Non-Patent Citations (3)
Title |
---|
English language Abstract of JP 2000-353801 Dec. 19, 2000 and translation of paragraphs [0041]-[0047] and Figs. 1 and 2. |
English language abstract of JP 5-291550. |
U.S. Appl. No. 11/272,895 to Kasuga et al., filed Nov. 15, 2005. |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8670059B2 (en) | 2009-02-06 | 2014-03-11 | Canon Kabushiki Kaisha | Photoelectric conversion device having an n-type buried layer, and camera |
US8953076B2 (en) | 2009-02-06 | 2015-02-10 | Canon Kabushiki Kaisha | Photoelectric conversion device and camera having a photodiode cathode formed by an n-type buried layer |
US9813651B2 (en) | 2012-06-27 | 2017-11-07 | Panasonic Intellectual Property Management Co., Ltd. | Solid-state imaging device |
US9942506B2 (en) | 2012-06-27 | 2018-04-10 | Panasonic Intellectual Property Management Co., Ltd. | Solid-state imaging device |
Also Published As
Publication number | Publication date |
---|---|
TW200627636A (en) | 2006-08-01 |
US20060131624A1 (en) | 2006-06-22 |
CN1812113A (en) | 2006-08-02 |
KR20060069319A (en) | 2006-06-21 |
US8772844B2 (en) | 2014-07-08 |
US20120098044A1 (en) | 2012-04-26 |
US20150014753A1 (en) | 2015-01-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8120077B2 (en) | Solid-state imaging device comprising doped channel stop at isolation regions to suppress noise | |
US11817473B2 (en) | Solid-state imaging device, drive method thereof and electronic apparatus | |
JP4585964B2 (en) | Solid-state imaging device | |
EP2065938B1 (en) | Solid-state imaging device and camera | |
JP4224036B2 (en) | Image sensor with embedded photodiode region and method of manufacturing the same | |
KR100775058B1 (en) | Pixel Cell, Image Sensor Adopting The Pixel Cell, and Image Processing System Including The Image Sensor | |
US8916917B2 (en) | Solid-state imaging device | |
US7863661B2 (en) | Solid-state imaging device and camera having the same | |
US8507961B2 (en) | Solid-state imaging device | |
WO2014002361A1 (en) | Solid-state image pick-up device and method for producing same | |
US8513721B2 (en) | CMOS image sensor with non-contact structure | |
JP2012147169A (en) | Solid state image pickup device | |
US20130050552A1 (en) | Solid-state imaging apparatus, method of manufacturing solid-state imaging apparatus, and electronic apparatus | |
US10276614B2 (en) | Methods and apparatus for an image sensor with a multi-branch transistor | |
US7589349B2 (en) | CMOS image sensor with asymmetric well structure of source follower | |
US20150214266A1 (en) | Cmos image sensor and method for forming the same | |
US8129765B2 (en) | CMOS image sensor with photo-detector protecting layers | |
JP5644433B2 (en) | Solid-state imaging device and method for manufacturing solid-state imaging device | |
US7994551B2 (en) | Image sensor and method of fabricating the same | |
CN116250248A (en) | Solid-state image pickup device, method of manufacturing the same, and electronic apparatus | |
KR101154389B1 (en) | Pixel Cell, Image Sensor Adopting The Pixel Cell, and Image Processing System Including The Image Sensor | |
JP4185807B2 (en) | Manufacturing method of MOS type solid-state imaging device | |
CN114944406A (en) | Image sensing device | |
CN117203774A (en) | SOI-JFET pixel and manufacturing method thereof | |
KR20100089748A (en) | Solid-state imaging device, imaging apparatus, and manufacturing method of solid-state imaging device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KATSUNO, MOTONARI;MIYAGAWA, RYOUHEI;MATSUNAGA, MASAYUKI;SIGNING DATES FROM 20051124 TO 20051127;REEL/FRAME:017160/0997 Owner name: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KATSUNO, MOTONARI;MIYAGAWA, RYOUHEI;MATSUNAGA, MASAYUKI;REEL/FRAME:017160/0997;SIGNING DATES FROM 20051124 TO 20051127 |
|
AS | Assignment |
Owner name: PANASONIC CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.;REEL/FRAME:021897/0588 Effective date: 20081001 Owner name: PANASONIC CORPORATION,JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.;REEL/FRAME:021897/0588 Effective date: 20081001 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: PANASONIC CORPORATION, JAPAN Free format text: LIEN;ASSIGNOR:COLLABO INNOVATIONS, INC.;REEL/FRAME:031997/0445 Effective date: 20131213 |
|
AS | Assignment |
Owner name: COLLABO INNOVATIONS, INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PANASONIC CORPORATION;REEL/FRAME:033021/0806 Effective date: 20131212 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |