US8034668B2 - Method for forming semiconductor device having metallization comprising select lines, bit lines and word lines - Google Patents

Method for forming semiconductor device having metallization comprising select lines, bit lines and word lines Download PDF

Info

Publication number
US8034668B2
US8034668B2 US12/588,240 US58824009A US8034668B2 US 8034668 B2 US8034668 B2 US 8034668B2 US 58824009 A US58824009 A US 58824009A US 8034668 B2 US8034668 B2 US 8034668B2
Authority
US
United States
Prior art keywords
protective layer
layer
region
forming
insulation layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US12/588,240
Other versions
US20100035386A1 (en
Inventor
Young-Chul Jang
Won-Seok Cho
Jae-Hoon Jang
Soon-Moon Jung
Yang-Soo Son
Min-Sung Song
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Priority to US12/588,240 priority Critical patent/US8034668B2/en
Publication of US20100035386A1 publication Critical patent/US20100035386A1/en
Priority to US13/236,000 priority patent/US8399308B2/en
Application granted granted Critical
Publication of US8034668B2 publication Critical patent/US8034668B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/10—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the top-view layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0688—Integrated circuits having a three-dimensional layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H10B41/41—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region of a memory region comprising a cell select transistor, e.g. NAND

Definitions

  • the present invention relates to a semiconductor device and a method for forming the same. More particularly, the present invention relates to a semiconductor device having contact holes of differing depths and a method for forming the contact holes simultaneously.
  • Electronic products such as computers, mobile phones, multimedia players, digital cameras, etc., may include semiconductor devices such as a memory chip for storing information and a processing chip for controlling information.
  • the semiconductor devices may include electronic elements such as a transistor, a resistor, a capacitor, etc.
  • Electronic elements may be integrated on a semiconductor substrate, and there may be a demand for a high level of integration in order to provide the high performance and reasonable price that consumers have come to demand.
  • a typical method for forming such a flash memory device may include a process of forming contact plugs having respectively different heights.
  • contact plugs having respectively different heights contact holes having respectively different depths may be formed.
  • etching damage may occur in a thin layer at the bottom of one of the contact holes, i.e., at the bottom of the less-deep contact hole. Such etching damage may reduce the reliability and the operational characteristics of the device.
  • the contact holes are formed separately, the number of processes increases, which may lower productivity and/or product yield.
  • the present invention is therefore directed to a semiconductor device and a method for forming the same, which substantially overcome one or more of the problems due to the limitations and disadvantages of the related art.
  • a semiconductor device including a semiconductor substrate including a first region having a cell region and a second region having a peripheral circuit region, first transistors on the semiconductor substrate, a first protective layer covering the first transistors, a first insulation layer on the first protective layer, a semiconductor pattern on the first insulation layer in the first region, second transistors on the semiconductor pattern, a second protective layer covering the second transistors, the second protective layer having a thickness greater than that of the first protective layer, and a second insulation layer on the second protective layer and the first insulation layer of the second region.
  • the first transistors may include cell transistors in the first region and peripheral circuit transistors in the second region, and the device may further include at least one first contact plug that penetrates the second insulation layer and the second protective layer to contact a second transistor, and at least one second contact plug that penetrates the second insulation layer, the second protective layer, the first insulation layer, and the first protective layer to contact a peripheral circuit transistor.
  • the first and second protective layers may have an etch selectivity with respect to the first and second insulation layers.
  • a semiconductor device including a semiconductor substrate including a first region having a cell region and a second region having a peripheral circuit region, a first string select line, a first ground select line, and first word lines on the semiconductor substrate in the first region, the first word lines being disposed between the first string select line and the first ground select line, peripheral circuit transistors on the semiconductor substrate in the second region, a first protective layer covering the first string select line, the first ground select line, the first word lines, and the peripheral transistors, a first insulation layer on the first protective layer, a semiconductor pattern on the first insulation layer in the first region, second word lines on the semiconductor pattern, a second protective layer covering the second word lines, the second protective layer having a thickness greater than that of the first protective layer, a second insulation layer disposed on the second protective layer and the first insulation layer in the second region, a first contact plug that penetrates the second insulation layer and the second protective layer to contact a second word line, and a second contact plug
  • the device may further include a third contact plug that penetrates the second insulation layer, the second protective layer, the semiconductor pattern, the first insulation layer, and the first protective layer to contact the semiconductor substrate at one side of the first string select line, and a fourth contact plug that penetrates the second insulation layer, the second protective layer, the semiconductor pattern, the first insulation layer, and the first protective layer to contact a first word line.
  • the third contact plug and the fourth contact plug may be a same material.
  • the first contact plug and the second contact plug may be a same material.
  • the first and second protective layers may have an etch selectivity with respect to the first and second insulation layers.
  • the device may further include a second string select line and a second ground select line on the semiconductor pattern that correspond to the first string select line and the first ground select line, respectively.
  • the device may further include a common source line that penetrates the second insulation layer, the second protective layer, the semiconductor pattern, the first insulation layer, and the first protective layer, wherein the common source line electrically connects the first and second ground select lines.
  • At least one of the above and other features and advantages of the present invention may also be realized by providing a method of forming a semiconductor device, including providing a semiconductor substrate including a first region having a cell region, and a second region having a peripheral circuit region, forming first transistors on the semiconductor substrate, forming a first protective layer that covers the first transistors, forming a first insulation layer on the first protective layer, forming a semiconductor layer on the first insulation layer, forming second transistors on the semiconductor layer in the first region, forming a second protective layer covering the second transistors, the second protective layer having a thickness greater than that of the first protective layer, removing the second protective layer and the semiconductor layer in the second region, and forming a second insulation layer on the second protective layer in the first region and on the first insulation layer in the second region.
  • the first transistors may include cell transistors in the first region and peripheral circuit transistors in the second region, and the method may further include forming a first contact plug that penetrates the second insulation layer and the second protective layer to contact a second transistor; and forming a second contact plug that penetrates the second insulation layer, the second protective layer, the first insulation layer and the first protective layer to contact a peripheral circuit transistor.
  • the first and second protective layers may have an etch selectivity with respect to the first and the second insulation layers.
  • At least one of the above and other features and advantages of the present invention may be realized by providing a method of forming a semiconductor device, including providing a semiconductor substrate including a first region having a cell region and a second region having a peripheral circuit region, forming first word lines on the semiconductor substrate in the first region, the first word lines being disposed between a first string select line and a first ground select line, forming a peripheral circuit transistor in the second region, forming a first protective layer that covers the first string select line, the first ground select line, the first word lines, and the peripheral circuit transistor, forming a first insulation layer on the first protective layer, forming a semiconductor layer on the first insulation layer, forming second word lines on the semiconductor layer in the first region, forming a second protective layer that covers the second word lines, the second protective layer having a thickness greater than that of the first protective layer, removing the second protective layer and the semiconductor layer in the second region, forming a second insulation layer on the second protective layer in the first region and on the first insulation layer in the second region, forming
  • the method may further include forming a first contact plug in the first contact hole, the first contact plug penetrating the second insulation layer, and the second protective layer to contact the second word line, and forming a second contact plug in the second contact hole, the second contact plug penetrating the second insulation layer, the second protective layer, the first insulation layer, and the first protective layer to contact the peripheral circuit transistor.
  • the first protective layer and the second protective layer may be formed of a same material.
  • the method may further include forming a third contact plug that penetrates the second insulation layer, the second protective layer, the semiconductor pattern, the first insulation layer, and the first protective layer, the third contact plug contacting the semiconductor substrate at one side of the first string select line, and forming a fourth contact plug that penetrates the second insulation layer, the second protective layer, the semiconductor pattern, the first insulation layer, and the first protective layer, the fourth contact plug contacting a first word line.
  • Forming the third contact plug may include etching the second insulation layer, the second protective layer, the semiconductor pattern, the first insulation layer, and the first protective layer to form a third contact hole that exposes the semiconductor substrate at one side of the first string select line
  • forming the fourth contact plug may include etching the second insulation layer, the second protective layer, the semiconductor pattern, the first insulation layer, and the first protective layer to form a fourth contact hole that exposes the first word line
  • the third contact hole and the fourth contact hole may be formed by a same etching process.
  • the third contact plug and the fourth contact plug may be formed of a same material.
  • the first and second protective layers may have an etch selectivity with respect to the first and second insulation layers.
  • FIG. 1 illustrates a plan view of a semiconductor device according to a first embodiment of the present invention
  • FIG. 2A illustrates a cross-sectional view taken along line I-I′ of FIG. 1 ;
  • FIG. 2B illustrates a cross-sectional view taken along line II-II′ of FIG. 1 ;
  • FIGS. 3A through 9A correspond to FIG. 2A and illustrate stages in a method of forming a semiconductor device according to a second embodiment of the present invention
  • FIGS. 3B through 9B correspond to FIG. 2B and illustrate stages in a method of forming a semiconductor device according to the second embodiment of the present invention
  • FIGS. 10A through 11A correspond to FIG. 2A and illustrate stages in a method of forming a semiconductor device according to a third embodiment of the present invention.
  • FIGS. 10B through 11B correspond to FIG. 2B and illustrate stages in a method of forming a semiconductor device according to the third embodiment of the present invention.
  • FIG. 1 illustrates a plan view of a semiconductor device according to a first embodiment of the present invention
  • FIG. 2A illustrates a cross-sectional view taken along line I-I′ of FIG. 1
  • FIG. 2B illustrates a cross-sectional view taken along line II-II′ of FIG. 1
  • a device e.g., a memory device
  • a semiconductor substrate 110 may be formed on a semiconductor substrate 110 that includes a first region A having a cell region and a second region B having a peripheral circuit region.
  • An active region may be defined by a device isolation layer 112 in the semiconductor substrate 110 , and a gate insulation layer 120 may be on the active region.
  • a first string select line 130 and a first ground select line 140 may be disposed in an active region in the first region A.
  • First word lines 150 may be between the first string select line 130 and the first ground select line 140 .
  • the first word lines 150 , the first string select line 130 and the first ground select line 140 may be generally linear and may be generally parallel to one another.
  • the first string select line 130 , the first ground select line 140 , and the first word lines 150 may include a floating gate pattern 122 and a control gate pattern 126 .
  • the floating gate pattern 122 may be electrically connected to the control gate pattern 126 .
  • the floating gate pattern 122 may be insulated from the control gate pattern 126 by an inter-gate insulation layer 124 .
  • Impurity regions 115 may be disposed at opposite sides of the first string select line 130 , the first ground select line 140 , and the first word lines 150 .
  • the first string select line 130 and the first ground select line 140 may respectively form a string select transistor and a ground select transistor.
  • the first word lines 150 may form cell transistors.
  • a peripheral circuit gate electrode 160 may be disposed in an active region in the second region B, and impurity regions 115 may be disposed in the semiconductor substrate at both opposite of the peripheral circuit gate electrode 160 .
  • the peripheral circuit gate electrode 160 with the impurity regions 115 , may form a peripheral circuit transistor.
  • the peripheral circuit transistor may be, e.g., a high-voltage transistor, a low voltage transistor, etc.
  • a first protective layer 170 may cover the first string select line 130 , the first ground select line 140 , the first word lines 150 , and the peripheral circuit gate electrode 160 .
  • the first protective layer 170 may have a uniform thickness.
  • sidewall spacers may be disposed between the first protective layer 170 and respective sidewalls of the first string select line 130 , the first ground select line 140 , the first word lines 150 , and the peripheral circuit gate electrode 160 , and the first protective layer 170 .
  • a first insulation layer 180 may be on the first protective layer 170 .
  • a semiconductor pattern 210 may be on the first insulation layer 180 in the first region A.
  • An active region may be defined by a device isolation layer 212 in the semiconductor pattern 210 .
  • a gate insulation layer 220 may be on the active region.
  • a second string select line 230 and a second ground select line 240 may be on the active region of the semiconductor pattern 210 , and second word lines 250 may be between the second string select line 230 and the second ground select line 240 .
  • the second string select line 230 , the second ground select line 240 , and the second word lines 250 may include a floating gate pattern 222 and a control gate pattern 226 .
  • the floating gate pattern 222 may be electrically connected to the control gate pattern 226 .
  • the floating gate pattern 222 may be insulated from the control gate pattern 226 by an inter-gate insulation layer 224 interposed between the floating gate pattern 222 and the control gate pattern 226 .
  • Impurity regions 215 may be disposed in the semiconductor pattern 210 at opposite sides of the second word line 250 .
  • an impurity region electrically connected to each of a common source line 295 and a bit line contact 325 may be disposed along sides of the second string select line 230 and the second ground select line 240 .
  • the second string select line 230 , the second ground select line 240 , and the second word lines 250 , with the impurity regions 215 disposed at the sides thereof, may form the string select transistor, the ground select transistor, and the cell transistors, respectively.
  • a second protective layer 270 may cover the second string select line 230 , the second ground select line 240 , and the second word lines 250 .
  • the second protective layer 270 may be thicker than the first protective layer 170 .
  • sidewall spacers may be disposed between the second protective layer 270 and respective sidewalls of the first string select line 230 , the first ground select line 240 , and the first word lines 250 .
  • the second protective layer 270 may have a uniform thickness.
  • a second insulation layer 280 may be on the first protective layer 170 in the first region A and on the first insulation layer 180 in the second region B.
  • a third insulation layer 310 may be on the second insulation layer 280 .
  • the first and second protective layers 170 and 270 may have an etch selectivity with respect to the first and second insulation layers 180 and 280 .
  • the first and second protective layers 170 and 270 may include a silicon nitride layer
  • the first and second insulation layers 180 and 280 may include a silicon oxide layer.
  • the common source line 295 may be disposed to one side of the first and second ground select lines 130 and 140 .
  • the common source line 295 may penetrate the second insulation layer 280 , the second protective layer 270 , the semiconductor pattern 210 , the first insulation layer 180 , and the first protective layer 170 to electrically connect to the ground select transistors.
  • the common source line 295 may extend in the generally same direction of the first and second ground select lines 130 and 140 .
  • the bit line contact plug 325 and a word line contact plug 335 may be disposed in the first region A, and a peripheral circuit contact plug 345 may be disposed in the second region B.
  • the bit line contact plug 325 may penetrate the third insulation layer 310 , the second insulation layer 280 , the second protective layer 270 , the semiconductor pattern 210 , the first insulation layer 180 , and the first protective layer 170 to electrically connect the string select transistor to the bit line 360 .
  • the word line contact plug 335 may penetrate the third insulation layer 310 , the second insulation layer 280 , and the second protective layer 270 to electrically connect the second word line 250 to the first metal pattern 370 .
  • the peripheral circuit contact plug 345 may penetrate the third insulation layer 310 , the second insulation layer 280 , the first insulation layer 180 , and the first protective layer 170 to electrically connect the peripheral circuit transistor to the second metal pattern 380 .
  • the word line contact plug 335 and the peripheral contact plug 345 may include the same material.
  • the first and second metal patterns 370 and 380 may be lines. In another implementation, the first and second metal patterns 370 and 380 may be contact pads that electrically connect the contact plugs 335 and 345 to lines (not shown) on the first and second metal patterns 370 and 380 .
  • FIGS. 3A through 9A correspond to FIG. 2A and illustrate stages in a method of forming a semiconductor device according to a second embodiment of the present invention
  • FIGS. 3B through 9B correspond to FIG. 2B and illustrate stages in a method of forming a semiconductor device according to the second embodiment of the present invention
  • the semiconductor substrate 110 may include the first region A having a cell region and the second region B having a peripheral circuit region.
  • a device isolation layer 112 may be disposed in the semiconductor substrate to define an active region.
  • the gate insulation layer 120 may be formed on the active region.
  • the first string select line 130 and the first ground select line 140 may be formed on the active region of the first region A.
  • First word lines 150 may be interposed between the first string select line 130 and the first ground select line 140 .
  • Impurity regions 115 may be formed in the semiconductor substrate 110 at opposite sides of the first word line 150 , as well as sides of the first string select line 130 and the first ground select line 140 .
  • the peripheral circuit gate electrode 160 may be formed on the active region in the second region B, and impurity regions 115 may be formed in the semiconductor substrate 110 at opposite sides of the peripheral circuit gate electrode 160 .
  • Forming the first string select line 130 , the first ground select line 140 , the first word line 150 , and the peripheral gate electrode 160 may include forming and patterning the conductive layer 122 , the insulation layer 124 , and the conductive layer 126 on the semiconductor substrate 110 . Before forming the conductive layer 126 , a portion or all of the insulation layer 124 in a place corresponding to the first string select line 130 , the first ground select line 140 , and the peripheral circuit gate electrode 160 may be removed.
  • the first protective layer 170 may be formed to cover the first string select line 130 , the first ground select line 140 , the first word line 150 , and the peripheral gate electrode 160 .
  • the first protective layer 170 may be formed to a uniform thickness according to a structure profile thereunder, i.e., it may be a conformal layer.
  • sidewall spacers further may be formed before the protective layer 170 , the sidewall spacers covering sidewalls of the first string select line 130 , the first ground select line 140 , the first word line 150 , and the peripheral circuit gate electrode 160 .
  • the first insulation layer 180 may be formed on the first protective layer 170
  • the semiconductor layer 210 may be formed on the first insulation layer 180 .
  • the semiconductor layer 210 may be formed by, e.g., performing an epitaxial growth process on the semiconductor substrate 110 , forming an amorphous silicon layer on the first insulation layer 180 and subsequently crystallizing the amorphous silicon layer, bonding a silicon wafer on the first insulation layer 180 and then removing an appropriate thickness of the silicon wafer, etc.
  • the device isolation layer 212 may be formed to define an active region in the semiconductor layer 210 , and the gate insulation layer 220 may be formed on the active region.
  • the second string select line 230 and the second ground select line 240 may be formed on the active region of the semiconductor layer 210 in the first region A.
  • Second word lines 250 may be formed between the second string select line 230 and the second ground select line 240 .
  • Impurity regions 215 may be formed in the semiconductor layer 210 at opposite sides of the second word lines 250 , as well as between the second word lines 250 and respective facing sides of the second string select line 230 and the second ground select line 240 .
  • Forming the second string select line 230 , the second ground select line 240 , and the second word line 250 may include forming and patterning the conductive layer 222 , the insulation layer 224 , and the conductive layer 226 on the semiconductor layer 210 . Before forming the conductive layer 226 , a portion of the insulation layer 224 corresponding to the second string select line 230 and the second ground select line 240 may be removed.
  • the second protective layer 270 may be formed to cover the second string select line 230 , the second ground select line 240 , and the second word line 250 .
  • the second protective layer 270 may be formed to a thickness that is greater than that of the first protective layer 170 .
  • the second protective layer 270 may be formed with a uniform thickness according to a structure profile below the second protective layer 270 , i.e., it may be conformal.
  • sidewall spacers may be formed before forming the second protective layer, the side wall spacers covering sidewalls of the second string select line 230 , the second ground select line 240 , and the second word lines 250 .
  • the semiconductor layer 210 , the gate insulation layer 220 , and the second protective layer 270 in the second region B may be removed, such that the first insulation layer 180 is exposed therein.
  • the semiconductor pattern 210 and related features may remain in the first region A.
  • the second insulation layer 280 may be formed on the second protective layer 270 in the first region A and on the first insulation layer 180 in the second region B.
  • the top surface of the second insulation layer 280 may be even across the first and second regions A and B, and may be formed using, e.g., deposition followed by a planarization process.
  • the opening 290 may be formed, the opening 290 exposing the semiconductor substrate 110 at one side of the first and second ground select lines 140 and 240 .
  • the opening 290 may be formed by, e.g., patterning the second insulation layer 280 , the second protective layer 270 , the semiconductor pattern 210 , the first insulation layer 180 , and the first protective layer 170 .
  • the opening 290 may be shaped as a groove that extends in the same direction as the first and second ground select lines 140 and 240 .
  • the impurity region 115 may be formed in the substrate 110 by implanting impurity ions through the opening 290 .
  • the linear common source line 295 may be formed in the groove-shaped opening 290 , e.g., by filling the opening 290 with a conductive material and then performing a planarization process on the conductive material so as to expose the top of the second insulation layer 280 .
  • the common source line 295 may be formed of, e.g., a doped polysilicon.
  • the third insulation layer 310 may be formed on the second insulation layer 280 .
  • a contact hole 320 may be formed to expose the semiconductor substrate 110 along a side of the first and second string select lines 130 and 230 , e.g., by patterning the third insulation layer 310 , the second insulation layer 280 , the second protective layer 270 , the semiconductor pattern 210 , the first insulation layer 180 , and the first protective layer 170 .
  • the impurity region 115 may be formed in the substrate 110 by implanting impurity ions through the contact hole 320 T.
  • the bit line contact plug 325 may be formed in the contact hole 320 , e.g., by filling the contact hole 320 with a conductive material and performing a planarization process to expose the top of the third insulation layer 310 .
  • the bit line contact plug 325 may be, e.g., a stacked structure of doped polysilicon and tungsten.
  • impurity ions in the bit line contact plug 325 and/or the common source line 295 may be diffused by performing a thermal treatment process, in order to form impurity regions at one sides of the second string select line 230 and the second ground select line 240 .
  • a first contact hole 330 may be formed in the first region A and a second contact hole 340 may be formed in a second region B, e.g., using an etching process.
  • the first and second protective layers 170 and 270 may serve as etch stop layers during the etching process.
  • the first and second contact holes 330 and 340 may be simultaneously formed through a same etching process.
  • the first contact hole 330 may penetrate the third insulation layer 310 , the second insulation layer 280 , and the second protective layer 270 to expose the second word line 250 .
  • the second contact hole 340 may penetrate the third insulation layer 310 , the second insulation layer 280 , the first insulation layer 180 , and the first protective layer 170 to expose an impurity region 115 of the peripheral circuit transistor.
  • the first and second protective layers 170 and 270 may have an etch selectivity with respect to the first, second and third insulation layers 180 , 280 , and 310 .
  • the first and second protective layers 170 and 270 may be formed of a silicon nitride layer, and the first, second, and third insulation layers 180 , 280 , and 310 may be formed of a silicon oxide layer.
  • the second protective layer 270 may be thicker than the first protective layer 170 . Accordingly, the first contact hole 330 and the second contact hole 340 may be simultaneously formed by the same etching process, even though the depths of the first contact hole 330 and the second first contact hole 340 are different from one another.
  • both contact holes 330 and 340 may proceed at a comparable rate. Further, during the etching of the second insulation layer 280 , the formation of both contact holes 330 and 340 may continue at a comparable rate, but since the thickness of second insulation layer 280 in the area of the first contact hole 330 may be significantly less than that in the area of the second contact hole 340 , it will be appreciated that the etching process of the first contact hole 330 will penetrate the corresponding area of the second insulation layer 280 before the etching process of the second contact hole 340 penetrates second insulation layer 280 in that area.
  • the etching process may be continued for some period of time after the first contact hole 330 is completed, so as to penetrate the first insulation layer 180 for the second contact hole 340 . Accordingly, the thickness of the second protective layer 270 at the bottom of the first contact hole 330 may be greater than the thickness of the first protective layer at the bottom of the second contact hole 340 , in order to withstand the etching process without premature break-through.
  • the initial thickness of the second protective layer 270 may be determined such that the final etching of the second protective layer 270 and the first protective layer 170 is completed at substantially the same time. That is, the thickness of the second protective layer 270 that remains when the etching of the second contact hole 340 penetrates the first insulation layer 180 may be substantially the same as the thickness of the first protective layer 170 .
  • the thickness of the second protective layer 270 i.e., the thickness of the second protective layer 270 relative to that of the first protective layer 170 , may be determined in accordance with the thicknesses of the first and second insulation layers 180 and 280 , and in accordance with the etch selectivity between the second protective layer 270 and the first and second insulation layers 180 and 280 . Accordingly, contact holes having respectively different heights may be simultaneously formed, while reducing or eliminating damage to a thin layer at the bottom of the contact holes.
  • the first contact plug 335 may be formed in the first contact hole 330 and the second contact plug 345 may be formed in the second contact hole 340 .
  • the first contact plug 335 and the second contact plug 345 may be formed simultaneously, e.g., by filling the first and second contact holes 330 and 340 with a conductive material and performing a planarization process to expose the top surface of the third insulation layer 310 .
  • the first and second contact plugs 335 and 345 may be formed of, e.g., tungsten.
  • the bit line 360 , the first metal pattern 370 , and the second metal pattern 380 may be formed, e.g., by forming and patterning a metal layer on the third insulation layer 310 .
  • the bit line 360 may be electrically connected to the string select transistor through a bit line contact plug 325 .
  • the first metal pattern 370 may be electrically connected to a second word line 250 through the first contact plug 335
  • the second metal pattern 380 may be electrically connected to the peripheral circuit transistor through the second contact plug 345 .
  • the contact plugs 335 and 345 may have respectively different heights, due to the differing depths of the contact holes 330 and 340 , may be simultaneously formed, and may be formed even while reducing or eliminating damage to a thin layer at the bottom thereof. Accordingly, the reliability and the operational characteristics of a highly-integrated semiconductor device such as a memory device having multi-structure transistors may be improved, and the method of forming the device may be simplified.
  • FIGS. 10A through 11A correspond to FIG. 2A and illustrate stages in a method of forming a semiconductor device according to a third embodiment of the present invention
  • FIGS. 10B through 11B correspond to FIG. 2B and illustrate stages in a method of forming a semiconductor device according to the third embodiment of the present invention.
  • an exemplary method for forming a contact plug connected to a word line will be described. For clarity, features and/or processes that may be substantially the same as those described above will not be repeated.
  • the third contact hole 320 and the fourth contact hole 350 may be formed in the first region A.
  • the third contact hole 320 and the fourth contact hole 350 may be simultaneously formed by a same etching process.
  • the third contact hole 320 may penetrate the third insulation layer 310 , the second insulation layer 280 , the second protective layer 270 , the semiconductor pattern 210 , the first insulation layer 180 , and the first protective layer 170 to expose the semiconductor substrate 110 .
  • the fourth contact hole 350 may penetrate the third insulation layer 310 , the second insulation layer 280 , the second protective layer 270 , the device isolation layer 212 , the semiconductor pattern 210 , the first insulation layer 180 , and the first protective layer 170 to expose the semiconductor substrate 110 .
  • the top layers may be etched using the second protective layer 270 as an etch stop layer, thereby normalizing the formation of the upper portions of the third and fourth contact holes 320 and 350 .
  • the lower layers may be etched using the first protective layer 170 as an etch stop layer after which the first protective layer 170 may be etched, thereby enabling the simultaneous formation of the third and fourth contact holes 320 and 350 having different depths, while reducing or eliminating damage due to over-etch.
  • the third contact plug 325 may be formed in the third contact hole 320
  • a fourth contact plug 355 may be formed in the fourth contact hole 350 .
  • the third and fourth contact plugs 325 and 355 may be simultaneously formed, e.g., by filling the third and fourth contact holes 320 and 350 with a conductive material and performing a planarization process to expose the top of the third insulation layer 310 .
  • the third and fourth contact plugs 325 and 355 may be formed of, e.g., tungsten.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

A semiconductor device includes a semiconductor substrate including a first region having a cell region and a second region having a peripheral circuit region, first transistors on the semiconductor substrate, a first protective layer covering the first transistors, a first insulation layer on the first protective layer, a semiconductor pattern on the first insulation layer in the first region, second transistors on the semiconductor pattern, a second protective layer covering the second transistors, the second protective layer having a thickness greater than that of the first protective layer, and a second insulation layer on the second protective layer and the first insulation layer of the second region.

Description

CROSS REFERENCE TO RELATED APPLICATION
This is a divisional application based on application Ser. No. 11/655,115, filed Jan. 19, 2007 now U.S. Pat. No. 7,601,998, the entire contents of which is hereby incorporated by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device and a method for forming the same. More particularly, the present invention relates to a semiconductor device having contact holes of differing depths and a method for forming the contact holes simultaneously.
2. Description of the Related Art
Electronic products such as computers, mobile phones, multimedia players, digital cameras, etc., may include semiconductor devices such as a memory chip for storing information and a processing chip for controlling information. The semiconductor devices may include electronic elements such as a transistor, a resistor, a capacitor, etc. Electronic elements may be integrated on a semiconductor substrate, and there may be a demand for a high level of integration in order to provide the high performance and reasonable price that consumers have come to demand.
In order to achieve high levels of integration, advanced processing technologies such as a photolithography process may be required in the manufacturing process for the semiconductor device. However, advanced processing technologies may be immensely expensive and time consuming to develop, thus limiting advances in the degree of integration.
Recently, advances have been made in increasing the level of integration by forming semiconductor devices having a plurality of stacked layers, which may necessitate the formation of contact plugs of differing heights in a single device. For example, flash memory devices having multi-layer transistors have been developed in order to provide a high degree of integration. A typical method for forming such a flash memory device may include a process of forming contact plugs having respectively different heights. In particular, to form the contact plugs having respectively different heights, contact holes having respectively different depths may be formed.
If contact holes having different depths are simultaneously formed through one etching process, etching damage may occur in a thin layer at the bottom of one of the contact holes, i.e., at the bottom of the less-deep contact hole. Such etching damage may reduce the reliability and the operational characteristics of the device. On the other hand, if the contact holes are formed separately, the number of processes increases, which may lower productivity and/or product yield.
SUMMARY OF THE INVENTION
The present invention is therefore directed to a semiconductor device and a method for forming the same, which substantially overcome one or more of the problems due to the limitations and disadvantages of the related art.
It is therefore a feature of an embodiment of the present invention to provide a semiconductor device and a method of forming the same in which contact plugs having different heights may be simultaneously formed.
It is therefore another feature of an embodiment of the present invention to provide a semiconductor device and a method of forming the same in which damage to a thin layer at a bottom of a contact hole may be reduced or eliminated.
It is therefore another feature of an embodiment of the present invention to provide a highly-integrated semiconductor device having multi-layer transistors, which may be efficiently manufactured and which may exhibit enhanced reliability and the operational characteristics.
It is therefore another feature of an embodiment of the present invention to provide a method of forming a semiconductor device in which contact plugs of different heights may be formed simultaneously, which may enhance productivity and/or product yield.
It is therefore another feature of an embodiment of the present invention to provide a semiconductor device having at least one protective layer configured to prevent over-etching of a relatively shallow contact hole.
It is therefore another feature of an embodiment of the present invention to provide a semiconductor device having two protective layers formed of a same material, one thicker than the other, wherein the thicker protective layer corresponds to a relatively shallow contact hole and the thinner protective layer corresponds to a deeper contact hole.
It is therefore another feature of an embodiment of the present invention to provide a method of forming a semiconductor device that includes providing a relatively thick etch stop layer for a first contact hole, providing a thinner etch stop layer for a second contact hole, and etching the first and second contact holes simultaneously.
At least one of the above and other features and advantages of the present invention may be realized by providing a semiconductor device, including a semiconductor substrate including a first region having a cell region and a second region having a peripheral circuit region, first transistors on the semiconductor substrate, a first protective layer covering the first transistors, a first insulation layer on the first protective layer, a semiconductor pattern on the first insulation layer in the first region, second transistors on the semiconductor pattern, a second protective layer covering the second transistors, the second protective layer having a thickness greater than that of the first protective layer, and a second insulation layer on the second protective layer and the first insulation layer of the second region.
The first transistors may include cell transistors in the first region and peripheral circuit transistors in the second region, and the device may further include at least one first contact plug that penetrates the second insulation layer and the second protective layer to contact a second transistor, and at least one second contact plug that penetrates the second insulation layer, the second protective layer, the first insulation layer, and the first protective layer to contact a peripheral circuit transistor.
The first and second protective layers may have an etch selectivity with respect to the first and second insulation layers.
At least one of the above and other features and advantages of the present invention may be realized by providing a semiconductor device, including a semiconductor substrate including a first region having a cell region and a second region having a peripheral circuit region, a first string select line, a first ground select line, and first word lines on the semiconductor substrate in the first region, the first word lines being disposed between the first string select line and the first ground select line, peripheral circuit transistors on the semiconductor substrate in the second region, a first protective layer covering the first string select line, the first ground select line, the first word lines, and the peripheral transistors, a first insulation layer on the first protective layer, a semiconductor pattern on the first insulation layer in the first region, second word lines on the semiconductor pattern, a second protective layer covering the second word lines, the second protective layer having a thickness greater than that of the first protective layer, a second insulation layer disposed on the second protective layer and the first insulation layer in the second region, a first contact plug that penetrates the second insulation layer and the second protective layer to contact a second word line, and a second contact plug that penetrates the second insulation layer, the second protective layer, the first insulation layer, and the first protective layer to contact a peripheral circuit transistor.
The device may further include a third contact plug that penetrates the second insulation layer, the second protective layer, the semiconductor pattern, the first insulation layer, and the first protective layer to contact the semiconductor substrate at one side of the first string select line, and a fourth contact plug that penetrates the second insulation layer, the second protective layer, the semiconductor pattern, the first insulation layer, and the first protective layer to contact a first word line.
The third contact plug and the fourth contact plug may be a same material. The first contact plug and the second contact plug may be a same material. The first and second protective layers may have an etch selectivity with respect to the first and second insulation layers.
The device may further include a second string select line and a second ground select line on the semiconductor pattern that correspond to the first string select line and the first ground select line, respectively. The device may further include a common source line that penetrates the second insulation layer, the second protective layer, the semiconductor pattern, the first insulation layer, and the first protective layer, wherein the common source line electrically connects the first and second ground select lines.
At least one of the above and other features and advantages of the present invention may also be realized by providing a method of forming a semiconductor device, including providing a semiconductor substrate including a first region having a cell region, and a second region having a peripheral circuit region, forming first transistors on the semiconductor substrate, forming a first protective layer that covers the first transistors, forming a first insulation layer on the first protective layer, forming a semiconductor layer on the first insulation layer, forming second transistors on the semiconductor layer in the first region, forming a second protective layer covering the second transistors, the second protective layer having a thickness greater than that of the first protective layer, removing the second protective layer and the semiconductor layer in the second region, and forming a second insulation layer on the second protective layer in the first region and on the first insulation layer in the second region.
The first transistors may include cell transistors in the first region and peripheral circuit transistors in the second region, and the method may further include forming a first contact plug that penetrates the second insulation layer and the second protective layer to contact a second transistor; and forming a second contact plug that penetrates the second insulation layer, the second protective layer, the first insulation layer and the first protective layer to contact a peripheral circuit transistor.
The first and second protective layers may have an etch selectivity with respect to the first and the second insulation layers.
At least one of the above and other features and advantages of the present invention may be realized by providing a method of forming a semiconductor device, including providing a semiconductor substrate including a first region having a cell region and a second region having a peripheral circuit region, forming first word lines on the semiconductor substrate in the first region, the first word lines being disposed between a first string select line and a first ground select line, forming a peripheral circuit transistor in the second region, forming a first protective layer that covers the first string select line, the first ground select line, the first word lines, and the peripheral circuit transistor, forming a first insulation layer on the first protective layer, forming a semiconductor layer on the first insulation layer, forming second word lines on the semiconductor layer in the first region, forming a second protective layer that covers the second word lines, the second protective layer having a thickness greater than that of the first protective layer, removing the second protective layer and the semiconductor layer in the second region, forming a second insulation layer on the second protective layer in the first region and on the first insulation layer in the second region, forming a first contact hole that exposes the second word line, and forming a second contact hole that exposes the peripheral circuit transistor, wherein the first contact hole and the second contact hole are formed at a same time.
The method may further include forming a first contact plug in the first contact hole, the first contact plug penetrating the second insulation layer, and the second protective layer to contact the second word line, and forming a second contact plug in the second contact hole, the second contact plug penetrating the second insulation layer, the second protective layer, the first insulation layer, and the first protective layer to contact the peripheral circuit transistor.
The first protective layer and the second protective layer may be formed of a same material. The method may further include forming a third contact plug that penetrates the second insulation layer, the second protective layer, the semiconductor pattern, the first insulation layer, and the first protective layer, the third contact plug contacting the semiconductor substrate at one side of the first string select line, and forming a fourth contact plug that penetrates the second insulation layer, the second protective layer, the semiconductor pattern, the first insulation layer, and the first protective layer, the fourth contact plug contacting a first word line.
Forming the third contact plug may include etching the second insulation layer, the second protective layer, the semiconductor pattern, the first insulation layer, and the first protective layer to form a third contact hole that exposes the semiconductor substrate at one side of the first string select line, forming the fourth contact plug may include etching the second insulation layer, the second protective layer, the semiconductor pattern, the first insulation layer, and the first protective layer to form a fourth contact hole that exposes the first word line, and the third contact hole and the fourth contact hole may be formed by a same etching process. The third contact plug and the fourth contact plug may be formed of a same material.
The first and second protective layers may have an etch selectivity with respect to the first and second insulation layers.
BRIEF DESCRIPTION OF THE DRAWINGS
The above and other features and advantages of the present invention will become more apparent to those of ordinary skill in the art by describing in detail exemplary embodiments thereof with reference to the attached drawings, in which:
FIG. 1 illustrates a plan view of a semiconductor device according to a first embodiment of the present invention;
FIG. 2A illustrates a cross-sectional view taken along line I-I′ of FIG. 1;
FIG. 2B illustrates a cross-sectional view taken along line II-II′ of FIG. 1;
FIGS. 3A through 9A correspond to FIG. 2A and illustrate stages in a method of forming a semiconductor device according to a second embodiment of the present invention;
FIGS. 3B through 9B correspond to FIG. 2B and illustrate stages in a method of forming a semiconductor device according to the second embodiment of the present invention;
FIGS. 10A through 11A correspond to FIG. 2A and illustrate stages in a method of forming a semiconductor device according to a third embodiment of the present invention; and
FIGS. 10B through 11B correspond to FIG. 2B and illustrate stages in a method of forming a semiconductor device according to the third embodiment of the present invention.
 DETAILED DESCRIPTION OF THE INVENTION
Korean Patent Application No. 2006-89316, filed on Sep. 14, 2006, in the Korean Intellectual Property Office, and entitled: “Semiconductor Memory Device and Method for Forming the Same,” is incorporated by reference herein in its entirety.
The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which exemplary embodiments of the invention are illustrated. The invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art.
In the figures, the dimensions of layers and regions may be exaggerated for clarity of illustration. It will also be understood that when a layer or element is referred to as being “on” another layer or substrate, it can be directly on the other layer or substrate, or intervening layers may also be present. Further, it will be understood that when a layer is referred to as being “under” another layer, it can be directly under, and one or more intervening layers may also be present. In addition, it will also be understood that when a layer is referred to as being “between” two layers, it can be the only layer between the two layers, or one or more intervening layers may also be present. It will be understood that “contacting” a transistor refers to contacting a source/drain region or a gate electrode of the transistor. Like reference numerals refer to like elements throughout.
In the following description, reference may be made to particular embodiments in order to provide a clear understanding of the present invention. However, these references are to be considered illustrative and not restrictive. For example, particular reference may be made to a stacked memory device, but it will be understood that embodiments of the present invention may be similarly applied to other devices. Moreover, the particular references to a stacked memory device are not limited to a particular memory technology. Thus, these embodiments may be applied to volatile memory devices such as SRAM as well as non-volatile memory devices.
FIG. 1 illustrates a plan view of a semiconductor device according to a first embodiment of the present invention, FIG. 2A illustrates a cross-sectional view taken along line I-I′ of FIG. 1, and FIG. 2B illustrates a cross-sectional view taken along line II-II′ of FIG. 1. Referring to FIGS. 1, 2A, and 2B, a device, e.g., a memory device, may be formed on a semiconductor substrate 110 that includes a first region A having a cell region and a second region B having a peripheral circuit region. An active region may be defined by a device isolation layer 112 in the semiconductor substrate 110, and a gate insulation layer 120 may be on the active region.
A first string select line 130 and a first ground select line 140 may be disposed in an active region in the first region A. First word lines 150 may be between the first string select line 130 and the first ground select line 140. In the plan view, the first word lines 150, the first string select line 130 and the first ground select line 140 may be generally linear and may be generally parallel to one another.
The first string select line 130, the first ground select line 140, and the first word lines 150 may include a floating gate pattern 122 and a control gate pattern 126. In the first string select line 130 and the first ground select line 140, the floating gate pattern 122 may be electrically connected to the control gate pattern 126. In the first word lines 150, the floating gate pattern 122 may be insulated from the control gate pattern 126 by an inter-gate insulation layer 124. Impurity regions 115 may be disposed at opposite sides of the first string select line 130, the first ground select line 140, and the first word lines 150. The first string select line 130 and the first ground select line 140, with the impurity regions 115 at the sides thereof, may respectively form a string select transistor and a ground select transistor. The first word lines 150, with the impurity regions at the sides thereof, may form cell transistors.
A peripheral circuit gate electrode 160 may be disposed in an active region in the second region B, and impurity regions 115 may be disposed in the semiconductor substrate at both opposite of the peripheral circuit gate electrode 160. The peripheral circuit gate electrode 160, with the impurity regions 115, may form a peripheral circuit transistor. The peripheral circuit transistor may be, e.g., a high-voltage transistor, a low voltage transistor, etc.
A first protective layer 170 may cover the first string select line 130, the first ground select line 140, the first word lines 150, and the peripheral circuit gate electrode 160. The first protective layer 170 may have a uniform thickness. In an implementation (not shown), sidewall spacers may be disposed between the first protective layer 170 and respective sidewalls of the first string select line 130, the first ground select line 140, the first word lines 150, and the peripheral circuit gate electrode 160, and the first protective layer 170. A first insulation layer 180 may be on the first protective layer 170.
Referring to FIG. 2B, a semiconductor pattern 210 may be on the first insulation layer 180 in the first region A. An active region may be defined by a device isolation layer 212 in the semiconductor pattern 210. A gate insulation layer 220 may be on the active region.
A second string select line 230 and a second ground select line 240 may be on the active region of the semiconductor pattern 210, and second word lines 250 may be between the second string select line 230 and the second ground select line 240. The second string select line 230, the second ground select line 240, and the second word lines 250 may include a floating gate pattern 222 and a control gate pattern 226. In the second string select line 230 and the second ground select line 240, the floating gate pattern 222 may be electrically connected to the control gate pattern 226. In the second word lines 250, the floating gate pattern 222 may be insulated from the control gate pattern 226 by an inter-gate insulation layer 224 interposed between the floating gate pattern 222 and the control gate pattern 226. Impurity regions 215 may be disposed in the semiconductor pattern 210 at opposite sides of the second word line 250.
In an implementation (not shown), an impurity region electrically connected to each of a common source line 295 and a bit line contact 325 may be disposed along sides of the second string select line 230 and the second ground select line 240.
The second string select line 230, the second ground select line 240, and the second word lines 250, with the impurity regions 215 disposed at the sides thereof, may form the string select transistor, the ground select transistor, and the cell transistors, respectively.
A second protective layer 270 may cover the second string select line 230, the second ground select line 240, and the second word lines 250. The second protective layer 270 may be thicker than the first protective layer 170. In an implementation (not shown), sidewall spacers may be disposed between the second protective layer 270 and respective sidewalls of the first string select line 230, the first ground select line 240, and the first word lines 250. The second protective layer 270 may have a uniform thickness. A second insulation layer 280 may be on the first protective layer 170 in the first region A and on the first insulation layer 180 in the second region B. A third insulation layer 310 may be on the second insulation layer 280.
The first and second protective layers 170 and 270 may have an etch selectivity with respect to the first and second insulation layers 180 and 280. For example, the first and second protective layers 170 and 270 may include a silicon nitride layer, and the first and second insulation layers 180 and 280 may include a silicon oxide layer.
Referring to FIGS. 1 and 2A, the common source line 295 may be disposed to one side of the first and second ground select lines 130 and 140. The common source line 295 may penetrate the second insulation layer 280, the second protective layer 270, the semiconductor pattern 210, the first insulation layer 180, and the first protective layer 170 to electrically connect to the ground select transistors. The common source line 295 may extend in the generally same direction of the first and second ground select lines 130 and 140.
The bit line contact plug 325 and a word line contact plug 335 may be disposed in the first region A, and a peripheral circuit contact plug 345 may be disposed in the second region B. The bit line contact plug 325 may penetrate the third insulation layer 310, the second insulation layer 280, the second protective layer 270, the semiconductor pattern 210, the first insulation layer 180, and the first protective layer 170 to electrically connect the string select transistor to the bit line 360. The word line contact plug 335 may penetrate the third insulation layer 310, the second insulation layer 280, and the second protective layer 270 to electrically connect the second word line 250 to the first metal pattern 370. The peripheral circuit contact plug 345 may penetrate the third insulation layer 310, the second insulation layer 280, the first insulation layer 180, and the first protective layer 170 to electrically connect the peripheral circuit transistor to the second metal pattern 380. The word line contact plug 335 and the peripheral contact plug 345 may include the same material.
The first and second metal patterns 370 and 380 may be lines. In another implementation, the first and second metal patterns 370 and 380 may be contact pads that electrically connect the contact plugs 335 and 345 to lines (not shown) on the first and second metal patterns 370 and 380.
FIGS. 3A through 9A correspond to FIG. 2A and illustrate stages in a method of forming a semiconductor device according to a second embodiment of the present invention, and FIGS. 3B through 9B correspond to FIG. 2B and illustrate stages in a method of forming a semiconductor device according to the second embodiment of the present invention. Referring to FIGS. 1, 3A, and 3B, the semiconductor substrate 110 may include the first region A having a cell region and the second region B having a peripheral circuit region. A device isolation layer 112 may be disposed in the semiconductor substrate to define an active region. The gate insulation layer 120 may be formed on the active region.
Referring to FIGS. 1, 4A, and 4B, the first string select line 130 and the first ground select line 140 may be formed on the active region of the first region A. First word lines 150 may be interposed between the first string select line 130 and the first ground select line 140. Impurity regions 115 may be formed in the semiconductor substrate 110 at opposite sides of the first word line 150, as well as sides of the first string select line 130 and the first ground select line 140. The peripheral circuit gate electrode 160 may be formed on the active region in the second region B, and impurity regions 115 may be formed in the semiconductor substrate 110 at opposite sides of the peripheral circuit gate electrode 160.
Forming the first string select line 130, the first ground select line 140, the first word line 150, and the peripheral gate electrode 160 may include forming and patterning the conductive layer 122, the insulation layer 124, and the conductive layer 126 on the semiconductor substrate 110. Before forming the conductive layer 126, a portion or all of the insulation layer 124 in a place corresponding to the first string select line 130, the first ground select line 140, and the peripheral circuit gate electrode 160 may be removed.
Referring to FIGS. 1, 5A, and 5B, the first protective layer 170 may be formed to cover the first string select line 130, the first ground select line 140, the first word line 150, and the peripheral gate electrode 160. The first protective layer 170 may be formed to a uniform thickness according to a structure profile thereunder, i.e., it may be a conformal layer.
In an implementation (not shown), sidewall spacers further may be formed before the protective layer 170, the sidewall spacers covering sidewalls of the first string select line 130, the first ground select line 140, the first word line 150, and the peripheral circuit gate electrode 160.
The first insulation layer 180 may be formed on the first protective layer 170, and the semiconductor layer 210 may be formed on the first insulation layer 180. The semiconductor layer 210 may be formed by, e.g., performing an epitaxial growth process on the semiconductor substrate 110, forming an amorphous silicon layer on the first insulation layer 180 and subsequently crystallizing the amorphous silicon layer, bonding a silicon wafer on the first insulation layer 180 and then removing an appropriate thickness of the silicon wafer, etc.
The device isolation layer 212 may be formed to define an active region in the semiconductor layer 210, and the gate insulation layer 220 may be formed on the active region. The second string select line 230 and the second ground select line 240 may be formed on the active region of the semiconductor layer 210 in the first region A. Second word lines 250 may be formed between the second string select line 230 and the second ground select line 240. Impurity regions 215 may be formed in the semiconductor layer 210 at opposite sides of the second word lines 250, as well as between the second word lines 250 and respective facing sides of the second string select line 230 and the second ground select line 240.
Forming the second string select line 230, the second ground select line 240, and the second word line 250 may include forming and patterning the conductive layer 222, the insulation layer 224, and the conductive layer 226 on the semiconductor layer 210. Before forming the conductive layer 226, a portion of the insulation layer 224 corresponding to the second string select line 230 and the second ground select line 240 may be removed.
The second protective layer 270 may be formed to cover the second string select line 230, the second ground select line 240, and the second word line 250. The second protective layer 270 may be formed to a thickness that is greater than that of the first protective layer 170. The second protective layer 270 may be formed with a uniform thickness according to a structure profile below the second protective layer 270, i.e., it may be conformal.
In an implementation (not shown), sidewall spacers may be formed before forming the second protective layer, the side wall spacers covering sidewalls of the second string select line 230, the second ground select line 240, and the second word lines 250.
Referring to FIGS. 1, 6A, and 6B, and comparing FIGS. 5B and 6B, the semiconductor layer 210, the gate insulation layer 220, and the second protective layer 270 in the second region B may be removed, such that the first insulation layer 180 is exposed therein. The semiconductor pattern 210 and related features may remain in the first region A.
The second insulation layer 280 may be formed on the second protective layer 270 in the first region A and on the first insulation layer 180 in the second region B. The top surface of the second insulation layer 280 may be even across the first and second regions A and B, and may be formed using, e.g., deposition followed by a planarization process.
Referring to FIGS. 1, 7A, and 7B, the opening 290 may be formed, the opening 290 exposing the semiconductor substrate 110 at one side of the first and second ground select lines 140 and 240. The opening 290 may be formed by, e.g., patterning the second insulation layer 280, the second protective layer 270, the semiconductor pattern 210, the first insulation layer 180, and the first protective layer 170. The opening 290 may be shaped as a groove that extends in the same direction as the first and second ground select lines 140 and 240. The impurity region 115 may be formed in the substrate 110 by implanting impurity ions through the opening 290. The linear common source line 295 may be formed in the groove-shaped opening 290, e.g., by filling the opening 290 with a conductive material and then performing a planarization process on the conductive material so as to expose the top of the second insulation layer 280. The common source line 295 may be formed of, e.g., a doped polysilicon. The third insulation layer 310 may be formed on the second insulation layer 280.
A contact hole 320 may be formed to expose the semiconductor substrate 110 along a side of the first and second string select lines 130 and 230, e.g., by patterning the third insulation layer 310, the second insulation layer 280, the second protective layer 270, the semiconductor pattern 210, the first insulation layer 180, and the first protective layer 170. The impurity region 115 may be formed in the substrate 110 by implanting impurity ions through the contact hole 320T. The bit line contact plug 325 may be formed in the contact hole 320, e.g., by filling the contact hole 320 with a conductive material and performing a planarization process to expose the top of the third insulation layer 310. The bit line contact plug 325 may be, e.g., a stacked structure of doped polysilicon and tungsten.
In an implementation (not shown), impurity ions in the bit line contact plug 325 and/or the common source line 295 may be diffused by performing a thermal treatment process, in order to form impurity regions at one sides of the second string select line 230 and the second ground select line 240.
Referring to FIG. 8B, a first contact hole 330 may be formed in the first region A and a second contact hole 340 may be formed in a second region B, e.g., using an etching process. The first and second protective layers 170 and 270 may serve as etch stop layers during the etching process. The first and second contact holes 330 and 340 may be simultaneously formed through a same etching process.
The first contact hole 330 may penetrate the third insulation layer 310, the second insulation layer 280, and the second protective layer 270 to expose the second word line 250. The second contact hole 340 may penetrate the third insulation layer 310, the second insulation layer 280, the first insulation layer 180, and the first protective layer 170 to expose an impurity region 115 of the peripheral circuit transistor.
The first and second protective layers 170 and 270 may have an etch selectivity with respect to the first, second and third insulation layers 180, 280, and 310. For example, the first and second protective layers 170 and 270 may be formed of a silicon nitride layer, and the first, second, and third insulation layers 180, 280, and 310 may be formed of a silicon oxide layer.
As described above, the second protective layer 270 may be thicker than the first protective layer 170. Accordingly, the first contact hole 330 and the second contact hole 340 may be simultaneously formed by the same etching process, even though the depths of the first contact hole 330 and the second first contact hole 340 are different from one another.
In detail, during the etching of the third insulation layer 310, the formation of both contact holes 330 and 340 may proceed at a comparable rate. Further, during the etching of the second insulation layer 280, the formation of both contact holes 330 and 340 may continue at a comparable rate, but since the thickness of second insulation layer 280 in the area of the first contact hole 330 may be significantly less than that in the area of the second contact hole 340, it will be appreciated that the etching process of the first contact hole 330 will penetrate the corresponding area of the second insulation layer 280 before the etching process of the second contact hole 340 penetrates second insulation layer 280 in that area. Moreover, the etching process may be continued for some period of time after the first contact hole 330 is completed, so as to penetrate the first insulation layer 180 for the second contact hole 340. Accordingly, the thickness of the second protective layer 270 at the bottom of the first contact hole 330 may be greater than the thickness of the first protective layer at the bottom of the second contact hole 340, in order to withstand the etching process without premature break-through.
Additionally, the initial thickness of the second protective layer 270 may be determined such that the final etching of the second protective layer 270 and the first protective layer 170 is completed at substantially the same time. That is, the thickness of the second protective layer 270 that remains when the etching of the second contact hole 340 penetrates the first insulation layer 180 may be substantially the same as the thickness of the first protective layer 170.
The thickness of the second protective layer 270, i.e., the thickness of the second protective layer 270 relative to that of the first protective layer 170, may be determined in accordance with the thicknesses of the first and second insulation layers 180 and 280, and in accordance with the etch selectivity between the second protective layer 270 and the first and second insulation layers 180 and 280. Accordingly, contact holes having respectively different heights may be simultaneously formed, while reducing or eliminating damage to a thin layer at the bottom of the contact holes.
Referring to FIGS. 1, 9A, and 9B, the first contact plug 335 may be formed in the first contact hole 330 and the second contact plug 345 may be formed in the second contact hole 340. The first contact plug 335 and the second contact plug 345 may be formed simultaneously, e.g., by filling the first and second contact holes 330 and 340 with a conductive material and performing a planarization process to expose the top surface of the third insulation layer 310. The first and second contact plugs 335 and 345 may be formed of, e.g., tungsten.
The bit line 360, the first metal pattern 370, and the second metal pattern 380 may be formed, e.g., by forming and patterning a metal layer on the third insulation layer 310. The bit line 360 may be electrically connected to the string select transistor through a bit line contact plug 325. The first metal pattern 370 may be electrically connected to a second word line 250 through the first contact plug 335, and the second metal pattern 380 may be electrically connected to the peripheral circuit transistor through the second contact plug 345.
As described above, the contact plugs 335 and 345 may have respectively different heights, due to the differing depths of the contact holes 330 and 340, may be simultaneously formed, and may be formed even while reducing or eliminating damage to a thin layer at the bottom thereof. Accordingly, the reliability and the operational characteristics of a highly-integrated semiconductor device such as a memory device having multi-structure transistors may be improved, and the method of forming the device may be simplified.
FIGS. 10A through 11A correspond to FIG. 2A and illustrate stages in a method of forming a semiconductor device according to a third embodiment of the present invention, and FIGS. 10B through 11B correspond to FIG. 2B and illustrate stages in a method of forming a semiconductor device according to the third embodiment of the present invention. In this embodiment, an exemplary method for forming a contact plug connected to a word line will be described. For clarity, features and/or processes that may be substantially the same as those described above will not be repeated.
Referring to FIGS. 1, 10A, and 10B, the third contact hole 320 and the fourth contact hole 350 may be formed in the first region A. The third contact hole 320 and the fourth contact hole 350 may be simultaneously formed by a same etching process.
The third contact hole 320 may penetrate the third insulation layer 310, the second insulation layer 280, the second protective layer 270, the semiconductor pattern 210, the first insulation layer 180, and the first protective layer 170 to expose the semiconductor substrate 110. The fourth contact hole 350 may penetrate the third insulation layer 310, the second insulation layer 280, the second protective layer 270, the device isolation layer 212, the semiconductor pattern 210, the first insulation layer 180, and the first protective layer 170 to expose the semiconductor substrate 110.
The top layers may be etched using the second protective layer 270 as an etch stop layer, thereby normalizing the formation of the upper portions of the third and fourth contact holes 320 and 350. Subsequently, the lower layers may be etched using the first protective layer 170 as an etch stop layer after which the first protective layer 170 may be etched, thereby enabling the simultaneous formation of the third and fourth contact holes 320 and 350 having different depths, while reducing or eliminating damage due to over-etch.
Referring to FIGS. 1, 11A, and 11B, the third contact plug 325 may be formed in the third contact hole 320, and a fourth contact plug 355 may be formed in the fourth contact hole 350. The third and fourth contact plugs 325 and 355 may be simultaneously formed, e.g., by filling the third and fourth contact holes 320 and 350 with a conductive material and performing a planarization process to expose the top of the third insulation layer 310. The third and fourth contact plugs 325 and 355 may be formed of, e.g., tungsten.
Exemplary embodiments of the present invention have been disclosed herein, and although specific terms are employed, they are used and are to be interpreted in a generic and descriptive sense only and not for purpose of limitation. Accordingly, it will be understood by those of ordinary skill in the art that various changes in form and details may be made without departing from the spirit and scope of the present invention as set forth in the following claims.

Claims (14)

1. A method of forming a semiconductor device, comprising:
providing a semiconductor substrate including a first region, and a second region;
forming first transistors on the semiconductor substrate in the first region;
forming a first protective layer that covers the first transistors;
forming a first insulation layer on the first protective layer;
forming a semiconductor layer on the first insulation layer;
forming second transistors on the semiconductor layer in the first region;
forming a second protective layer covering the second transistors in the first region and covering the semiconductor layer in the second region;
removing the second protective layer in the second region; and
forming a second insulation layer on the second protective layer in the first region and on the first insulation layer in the second region.
2. The method as claimed in claim 1, wherein the first transistors include cell transistors in the first region and peripheral circuit transistors in the second region, the method further comprising:
forming a first contact plug that penetrates the second insulation layer and the second protective layer to contact a second transistor; and
forming a second contact plug that penetrates the second insulation layer, the second protective layer, the first insulation layer and the first protective layer to contact a peripheral circuit transistor.
3. The method as claimed in claim 1, wherein the first and second protective layers have an etch selectivity with respect to the first and the second insulation layers.
4. The method as claimed in claim 1, wherein the second protective layer is formed to have a thickness greater than that of the first protective layer.
5. The method as claimed in claim 1, wherein each of the second transistors is formed to include a word line.
6. The method as claimed in claim 1 further comprising:
removing the second protective layer and the semiconductor layer in the second region at the same time.
7. A method of forming a semiconductor device, comprising:
providing a semiconductor substrate including a first region and a second region;
forming first word lines on the semiconductor substrate in the first region, the first word lines being disposed between a first string select line and a first ground select line;
forming a peripheral circuit transistor in the second region;
forming a first protective layer that covers the first string select line, the first ground select line, the first word lines, and the peripheral circuit transistor;
forming a first insulation layer on the first protective layer;
forming a semiconductor layer on the first insulation layer;
forming second word lines on the semiconductor layer in the first region;
forming a second protective layer that covers the second word lines in the first region and covers the semiconductor layer in the second region;
removing the second protective layer in the second region;
forming a second insulation layer on the second protective layer in the first region and on the first insulation layer in the second region;
forming a first contact hole that exposes the second word line; and
forming a second contact hole that exposes the peripheral circuit transistor, wherein the first contact hole and the second contact hole are formed at a same time.
8. The method as claimed in claim 7, further comprising:
forming a first contact plug in the first contact hole, the first contact plug penetrating the second insulation layer and the second protective layer to contact the second word line; and
forming a second contact plug in the second contact hole, the second contact plug penetrating the second insulation layer, the second protective layer, the first insulation layer, and the first protective layer to contact the peripheral circuit transistor.
9. The method as claimed in claim 7, wherein the first protective layer and the second protective layer are formed of a same material.
10. The method as claimed in claim 7, further comprising:
forming a third contact plug that penetrates the second insulation layer, the second protective layer, the semiconductor pattern, the first insulation layer, and the first protective layer, the third contact plug contacting the semiconductor substrate at one side of the first string select line; and
forming a fourth contact plug that penetrates the second insulation layer, the second protective layer, the semiconductor pattern, the first insulation layer, and the first protective layer, the fourth contact plug contacting a first word line.
11. The method as claimed in claim 10, wherein:
forming the third contact plug includes etching the second insulation layer, the second protective layer, the semiconductor pattern, the first insulation layer, and the first protective layer to form a third contact hole that exposes the semiconductor substrate at one side of the first string select line,
forming the fourth contact plug includes etching the second insulation layer, the second protective layer, the semiconductor pattern, the first insulation layer, and the first protective layer to form a fourth contact hole that exposes the first word line, and
the third contact hole and the fourth contact hole are formed by the same etching process.
12. The method as claimed in claim 11, wherein the third contact plug and the fourth contact plug are formed of the same material.
13. The method as claimed in claim 7, wherein the second protective layer is formed to have a thickness greater than that of the first protective layer.
14. The method as claimed in claim 7 further comprising:
removing the second protective layer and the semiconductor layer in the second region at the same time.
US12/588,240 2006-09-14 2009-10-08 Method for forming semiconductor device having metallization comprising select lines, bit lines and word lines Expired - Fee Related US8034668B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US12/588,240 US8034668B2 (en) 2006-09-14 2009-10-08 Method for forming semiconductor device having metallization comprising select lines, bit lines and word lines
US13/236,000 US8399308B2 (en) 2006-09-14 2011-09-19 Method for forming semiconductor device having metallization comprising select lines, bit lines and word lines

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
KR20060089316 2006-09-14
KR10-2006-0089316 2006-09-14
KR2006-89316 2006-09-14
US11/655,115 US7601998B2 (en) 2006-09-14 2007-01-19 Semiconductor memory device having metallization comprising select lines, bit lines and word lines
US12/588,240 US8034668B2 (en) 2006-09-14 2009-10-08 Method for forming semiconductor device having metallization comprising select lines, bit lines and word lines

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/655,115 Division US7601998B2 (en) 2006-09-14 2007-01-19 Semiconductor memory device having metallization comprising select lines, bit lines and word lines

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13/236,000 Continuation US8399308B2 (en) 2006-09-14 2011-09-19 Method for forming semiconductor device having metallization comprising select lines, bit lines and word lines

Publications (2)

Publication Number Publication Date
US20100035386A1 US20100035386A1 (en) 2010-02-11
US8034668B2 true US8034668B2 (en) 2011-10-11

Family

ID=39187648

Family Applications (3)

Application Number Title Priority Date Filing Date
US11/655,115 Active 2027-03-10 US7601998B2 (en) 2006-09-14 2007-01-19 Semiconductor memory device having metallization comprising select lines, bit lines and word lines
US12/588,240 Expired - Fee Related US8034668B2 (en) 2006-09-14 2009-10-08 Method for forming semiconductor device having metallization comprising select lines, bit lines and word lines
US13/236,000 Active US8399308B2 (en) 2006-09-14 2011-09-19 Method for forming semiconductor device having metallization comprising select lines, bit lines and word lines

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/655,115 Active 2027-03-10 US7601998B2 (en) 2006-09-14 2007-01-19 Semiconductor memory device having metallization comprising select lines, bit lines and word lines

Family Applications After (1)

Application Number Title Priority Date Filing Date
US13/236,000 Active US8399308B2 (en) 2006-09-14 2011-09-19 Method for forming semiconductor device having metallization comprising select lines, bit lines and word lines

Country Status (4)

Country Link
US (3) US7601998B2 (en)
KR (1) KR20080024969A (en)
CN (1) CN101188239A (en)
TW (1) TW200814232A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110201211A1 (en) * 2009-05-28 2011-08-18 Nishant Sinha Method and Apparatus Providing Air-Gap Insulation Between Adjacent Conductors Using Nanoparticles

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100702012B1 (en) * 2005-03-22 2007-03-30 삼성전자주식회사 Srams having buried layer patterns and methods of forming the same
KR100876082B1 (en) 2006-12-07 2008-12-26 삼성전자주식회사 Memory device and forming method thereof
WO2009023349A2 (en) * 2007-05-25 2009-02-19 Kalburge Amol M Integrated nanotube and cmos devices for system-on-chip (soc) applications and method for forming the same
KR102053289B1 (en) * 2013-05-27 2019-12-06 에스케이하이닉스 주식회사 Semiconductor device
KR102092776B1 (en) * 2013-11-20 2020-03-24 에스케이하이닉스 주식회사 Electronic device
US9245903B2 (en) * 2014-04-11 2016-01-26 International Business Machines Corporation High voltage metal oxide semiconductor field effect transistor integrated into extremely thin semiconductor on insulator process
KR102258369B1 (en) 2014-06-23 2021-05-31 삼성전자주식회사 Vertical memory devices and methods of manufacturing the same
TWI766298B (en) * 2014-11-21 2022-06-01 日商半導體能源研究所股份有限公司 Semiconductor device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000049351A (en) 1998-07-27 2000-02-18 Nec Corp Nonvolatile semiconductor memory device and its manufacture
US6501127B2 (en) 1998-03-27 2002-12-31 Kabushiki Kaisha Toshiba Semiconductor device including a nonvolatile memory-cell array, and method of manufacturing the same
KR20050073956A (en) 2004-01-12 2005-07-18 삼성전자주식회사 Semiconductor integrated circuits employing stacked node contact structures and stacked thin film transistors and methods of fabricating the same
US20060028861A1 (en) 2004-08-04 2006-02-09 Gong-Heum Han Semiconductor memory device and method for arranging and manufacturing the same
KR20060012847A (en) 2004-08-04 2006-02-09 삼성전자주식회사 Semiconductor memory device and arrangement method of the same

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6501127B2 (en) 1998-03-27 2002-12-31 Kabushiki Kaisha Toshiba Semiconductor device including a nonvolatile memory-cell array, and method of manufacturing the same
JP2000049351A (en) 1998-07-27 2000-02-18 Nec Corp Nonvolatile semiconductor memory device and its manufacture
KR20050073956A (en) 2004-01-12 2005-07-18 삼성전자주식회사 Semiconductor integrated circuits employing stacked node contact structures and stacked thin film transistors and methods of fabricating the same
US20050179061A1 (en) 2004-01-12 2005-08-18 Jae-Hoon Jang Semiconductor integrated circuits with stacked node contact structures and methods of fabricating such devices
US20060028861A1 (en) 2004-08-04 2006-02-09 Gong-Heum Han Semiconductor memory device and method for arranging and manufacturing the same
KR20060012847A (en) 2004-08-04 2006-02-09 삼성전자주식회사 Semiconductor memory device and arrangement method of the same

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110201211A1 (en) * 2009-05-28 2011-08-18 Nishant Sinha Method and Apparatus Providing Air-Gap Insulation Between Adjacent Conductors Using Nanoparticles
US8298964B2 (en) * 2009-05-28 2012-10-30 Micron Technology, Inc. Method and apparatus providing air-gap insulation between adjacent conductors using nanoparticles
US8461060B2 (en) 2009-05-28 2013-06-11 Micron Technology, Inc. Method and apparatus providing air-gap insulation between adjacent conductors using nanoparticles

Also Published As

Publication number Publication date
US8399308B2 (en) 2013-03-19
US7601998B2 (en) 2009-10-13
US20080067517A1 (en) 2008-03-20
KR20080024969A (en) 2008-03-19
TW200814232A (en) 2008-03-16
US20100035386A1 (en) 2010-02-11
CN101188239A (en) 2008-05-28
US20120009767A1 (en) 2012-01-12

Similar Documents

Publication Publication Date Title
US8399308B2 (en) Method for forming semiconductor device having metallization comprising select lines, bit lines and word lines
US20040159886A1 (en) Method of manufacturing a semiconductor integrated circuit using a selective disposable spacer technique and semiconductor integrated circuit manufactured thereby
JP2008098641A (en) Nand flash memory device and manufacturing method therefor
US11251188B2 (en) Semiconductor memory device and a method of fabricating the same
US11581318B2 (en) Methods of manufacturing semiconductor devices
JP2009026802A (en) Manufacturing method of semiconductor device, and semiconductor device
JP5266672B2 (en) Manufacturing method of semiconductor device
US7825497B2 (en) Method of manufacture of contact plug and interconnection layer of semiconductor device
JP2010040538A (en) Method of manufacturing semiconductor device
KR100538075B1 (en) Method of manufacturing a flash memory device
US9129858B2 (en) Semiconductor device
US7511330B2 (en) Semiconductor device and method of fabricating the same
US7195968B2 (en) Method of fabricating semiconductor device
US8836008B2 (en) Semiconductor device and method of manufacturing same
US6916701B2 (en) Method for fabricating a silicide layer of flat cell memory
US20070196983A1 (en) Method of manufacturing non-volatile memory device
US7056802B2 (en) Method for fabricating a trench capacitor with an insulation collar which is electrically connected to a substrate on one side via a buried contact, in particular for a semiconductor memory cell
US20060081909A1 (en) Semiconductor device and manufacturing method therefor
JP2003023117A (en) Method for manufacturing semiconductor integrated circuit device
JP2004356428A (en) Nonvolatile semiconductor memory device and method for manufacturing the same
US20220302145A1 (en) Semiconductor device and method of forming the same
KR20040029525A (en) Flash memory device and method for manufacturing the same
JP2008140977A (en) Method for manufacturing semiconductor device
KR20050086293A (en) Method of manufacturing nand flash memory device
JP2008192890A (en) Semiconductor device and manufacturing method thereof

Legal Events

Date Code Title Description
REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20151011