US7759786B2 - Electronic circuit chip, and electronic circuit device and method for manufacturing the same - Google Patents
Electronic circuit chip, and electronic circuit device and method for manufacturing the same Download PDFInfo
- Publication number
- US7759786B2 US7759786B2 US11/543,079 US54307906A US7759786B2 US 7759786 B2 US7759786 B2 US 7759786B2 US 54307906 A US54307906 A US 54307906A US 7759786 B2 US7759786 B2 US 7759786B2
- Authority
- US
- United States
- Prior art keywords
- electronic circuit
- layer
- conductor
- circuit chip
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related, expires
Links
- 238000000034 method Methods 0.000 title claims description 57
- 238000004519 manufacturing process Methods 0.000 title claims description 33
- 239000010410 layer Substances 0.000 claims abstract description 153
- 239000004020 conductor Substances 0.000 claims abstract description 108
- 229910000679 solder Inorganic materials 0.000 claims abstract description 92
- 239000007769 metal material Substances 0.000 claims abstract description 26
- 239000000463 material Substances 0.000 claims abstract description 20
- 239000002344 surface layer Substances 0.000 claims abstract description 15
- 229920005989 resin Polymers 0.000 claims description 46
- 239000011347 resin Substances 0.000 claims description 46
- 229910044991 metal oxide Inorganic materials 0.000 claims description 12
- 150000004706 metal oxides Chemical class 0.000 claims description 12
- 229910052802 copper Inorganic materials 0.000 claims description 11
- 229910045601 alloy Inorganic materials 0.000 claims description 7
- 239000000956 alloy Substances 0.000 claims description 7
- 229910052759 nickel Inorganic materials 0.000 claims description 7
- 229910052737 gold Inorganic materials 0.000 claims description 5
- 238000010438 heat treatment Methods 0.000 claims description 5
- 229910007637 SnAg Inorganic materials 0.000 claims description 4
- 238000002844 melting Methods 0.000 claims description 4
- 230000008018 melting Effects 0.000 claims description 4
- 229910052763 palladium Inorganic materials 0.000 claims description 4
- 229910052697 platinum Inorganic materials 0.000 claims description 4
- 229910052709 silver Inorganic materials 0.000 claims description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 3
- 229910008433 SnCU Inorganic materials 0.000 claims description 3
- 229910052782 aluminium Inorganic materials 0.000 claims description 3
- 238000005304 joining Methods 0.000 claims description 3
- 229920001721 polyimide Polymers 0.000 claims description 3
- 239000009719 polyimide resin Substances 0.000 claims description 3
- 229910052710 silicon Inorganic materials 0.000 claims description 3
- 239000010703 silicon Substances 0.000 claims description 3
- 229920005992 thermoplastic resin Polymers 0.000 claims description 3
- 229920001187 thermosetting polymer Polymers 0.000 claims description 3
- 239000003822 epoxy resin Substances 0.000 claims description 2
- 229920000647 polyepoxide Polymers 0.000 claims description 2
- 239000000758 substrate Substances 0.000 claims description 2
- 238000009736 wetting Methods 0.000 abstract description 28
- 239000010949 copper Substances 0.000 description 23
- 239000004065 semiconductor Substances 0.000 description 16
- 239000004840 adhesive resin Substances 0.000 description 12
- 229920006223 adhesive resin Polymers 0.000 description 12
- 229910052751 metal Inorganic materials 0.000 description 9
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 7
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 239000010931 gold Substances 0.000 description 5
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 4
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 4
- 239000011135 tin Substances 0.000 description 4
- 238000007639 printing Methods 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 230000006835 compression Effects 0.000 description 2
- 238000007906 compression Methods 0.000 description 2
- 230000001747 exhibiting effect Effects 0.000 description 2
- 229910052718 tin Inorganic materials 0.000 description 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- QCEUXSAXTBNJGO-UHFFFAOYSA-N [Ag].[Sn] Chemical compound [Ag].[Sn] QCEUXSAXTBNJGO-UHFFFAOYSA-N 0.000 description 1
- PQIJHIWFHSVPMH-UHFFFAOYSA-N [Cu].[Ag].[Sn] Chemical compound [Cu].[Ag].[Sn] PQIJHIWFHSVPMH-UHFFFAOYSA-N 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- KUNSUQLRTQLHQQ-UHFFFAOYSA-N copper tin Chemical compound [Cu].[Sn] KUNSUQLRTQLHQQ-UHFFFAOYSA-N 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000007772 electroless plating Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000004382 potting Methods 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000010944 silver (metal) Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 229910000969 tin-silver-copper Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/731—Location prior to the connecting process
- H01L2224/73101—Location prior to the connecting process on the same surface
- H01L2224/73103—Bump and layer connectors
- H01L2224/73104—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/81201—Compression bonding
- H01L2224/81203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/8182—Diffusion bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
- H01L2224/83856—Pre-cured adhesive, i.e. B-stage adhesive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0133—Ternary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip
Definitions
- the present invention relates to an electronic circuit chip, and an electronic circuit device and a method for manufacturing thereof.
- Conventional electronic circuit devices include an electronic circuit device disclosed by, for example, the non-patent document 1 cited below.
- first and second electronic circuit chips are mutually joined.
- Respective electronic circuit chips include a benzocyclobutene (BCB) resin layer provided as a surface layer in the side of the joined surface and a copper (Cu) pad formed in the BCB resin layer. The Cu pad is exposed in the surface of the BCB resin.
- the first and second electronic circuit chips are mutually joined by connecting the Cu pads by a thermo compression-bonding.
- Non-patent document 1 J. McMahon et al., “Wafer Bonding of Damascene-Patterned Metal/Adhesive Redistribution Layers for Via-First Three-Dimensional (3D) Interconnect”, 2005 Electronic Components and Technology Conference, pp. 331-336
- the non-patent document 1 discloses that a heating process at a temperature of equal to or higher than 350 degree C. for equal to or longer than 90 minutes is required. Therefore, there is a narrower choice for selecting materials for composing the electronic circuit chip (insulating material, for example). This is because a range of the available materials is limited to materials that exhibits a resistance to an elevated temperature environment in the thermo compression bonding process.
- the present inventors have eagerly investigated on such issue, and have found that a part of the reason for reducing the connection reliability between Cu and solder is that a wettability of Cu for solder is reduced by a natural oxidation of a surface of Cu.
- an electronic circuit chip having an insulating layer provided as a surface layer, comprising a patterned conductor, provided in the insulating layer and exposed in a surface of the insulating layer; and a metallic film, provided on a portion of the patterned conductor and composed of a second metallic material, which requires higher free energy for forming an oxide than a free energy that is required by a first metallic material for forming an oxide, the first metallic material composing the patterned conductor.
- a metallic film is provided on the patterned conductor.
- the metallic film is composed of a metallic material, which requires higher free energy for forming an oxide thereof than a free energy that is required for forming an oxide of another metallic material, which composes the patterned conductor. More specifically, the metallic film has a property that it is more difficult to be oxidized than the patterned conductor. Therefore, when this electronic circuit chip is joined to another electronic circuit chip having solder provided on the surface thereof, the above-described metallic film may be interposed therebetween, so that an improved connection reliability is obtained between the patterned conductor and the solder.
- an electronic circuit device comprising a first electronic circuit chip, which is the electronic circuit chip according to the present invention; and a second electronic circuit chip, which is joined to the first electronic circuit chip in the side of the surface layer, wherein the second electronic circuit chip includes a resin layer provided in a surface layer in the side of the first electronic circuit chip; and a solder layer, provided in the resin layer and exposed in a surface of the resin layer, and wherein the first and second electronic circuit chips are joined to each other by connecting the metallic film and the solder layer.
- the patterned conductor of the first electronic circuit chip is connected to the solder layer of the second electronic circuit chip via the above-described metallic film. This provides an improved connection reliability between the patterned conductor and the solder layer.
- a method for manufacturing an electronic circuit device comprising (a) preparing a first electronic circuit chip, which is the electronic circuit chip according to the present invention; (b) preparing a second electronic circuit chip that includes a resin layer provided in a surface layer and a solder layer provided in the resin layer and exposed in a surface of the resin layer; and (c) connecting the metallic film of the first electronic circuit chip and the solder layer of the second electronic circuit chip by heating the solder layer, while the solder layer is pressed against the metallic film.
- the patterned conductor of the first electronic circuit chip is connected to the solder layer of the second electronic circuit chip via the above-described metallic film. This provides an improved connection reliability between the patterned conductor and the solder layer.
- an electronic circuit chip which is capable of exhibiting an improved connection reliability with other electronic circuit chips, and an electronic circuit device including the electronic circuit chip and a method for manufacturing thereof are achieved.
- FIG. 1 is a cross-sectional view, illustrating an embodiment of an electronic circuit device according to the present invention
- FIG. 2 is a cross-sectional view, illustrating a portion of a first electronic circuit chip according to an embodiment
- FIG. 3 is a cross-sectional view, illustrating a portion of a second electronic circuit chip according to an embodiment
- FIG. 4 is a cross-sectional view, illustrating a portion of the electronic circuit device shown in FIG. 1 ;
- FIGS. 5A and 5B are cross-sectional views of an electronic circuit device, illustrating one embodiment of a method for manufacturing the electronic circuit device according to the present invention
- FIGS. 6A and 6B are cross-sectional views of the electronic circuit device, illustrating the embodiment of the method for manufacturing the electronic circuit device according to the present invention
- FIGS. 7A and 7B are cross-sectional views of the electronic circuit device, illustrating the embodiment of the method for manufacturing the electronic circuit device according to the present invention
- FIGS. 8A and 8B are cross-sectional views of the electronic circuit device, illustrating the embodiment of the method for manufacturing the electronic circuit device according to the present invention
- FIGS. 9A and 9B are cross-sectional views of the electronic circuit device, illustrating one embodiment of a method for manufacturing the electronic circuit device according to the present invention.
- FIGS. 10A and 10B are cross-sectional views of the electronic circuit device, illustrating the embodiment of the method for manufacturing the electronic circuit device according to the present invention
- FIGS. 11A and 11B are cross-sectional views of the electronic circuit device, illustrating the embodiment of the method for manufacturing the electronic circuit device according to the present invention
- FIG. 12 is a cross-sectional view of the electronic circuit device, illustrating the embodiment of the method for manufacturing the electronic circuit device according to the present invention
- FIG. 13 is a cross-sectional view, illustrating an electronic circuit device according to a modified example of the embodiment.
- FIG. 14 is a cross-sectional view, illustrating an electronic circuit device according to a modified example of the embodiment.
- FIG. 1 is a cross-sectional view, illustrating an embodiment of an electronic circuit device according to the present invention.
- An electronic circuit device 1 includes an electronic circuit chip 10 (first electronic circuit chip) and an electronic circuit chip 20 (second electronic circuit chip).
- the electronic circuit chip 10 is an interconnect member. More specifically, the electronic circuit chip 10 includes a conductor interconnect 14 (patterned conductor), and meanwhile includes no semiconductor element. In the present embodiment, in particular, the electronic circuit chip 10 has a multiple-layered interconnect structure.
- the conductor interconnects 14 which are respectively formed in adjacent layers, are mutually connected by a via plug 15 .
- an external electrode pad 19 is formed on the conductor interconnect 14 of the lowermost layer.
- a solder bump 32 serving as an external electrode terminal, is connected to the external electrode pad 19 .
- the electronic circuit chip 20 includes a semiconductor chip 22 , an adhesive resin layer 24 (resin layer) and conductor electrodes 28 .
- the semiconductor chip 22 is, for example, large scale integrated circuit (LSI) chip. Side surfaces of such electronic circuit chip 20 are covered with an encapsulating resin 34 . In addition to above, both sides of the side surfaces and the top surface of the electronic circuit chip 20 (back surface of semiconductor chip 22 ) may be covered with the encapsulating resin 34 .
- FIG. 2 is a cross-sectional view, illustrating a portion of the electronic circuit chip 10 .
- the configuration of the electronic circuit chip 10 will be further described in detail, in reference to FIG. 2 .
- An insulating layer 12 is formed as a surface layer of the electronic circuit chip 10 .
- a conductor interconnect 14 is formed in the insulating layer 12 .
- the conductor interconnect 14 is exposed in the surface of the insulating layer 12 . More specifically, the whole side surface of the conductor interconnect 14 provided in the insulating layer 12 is covered with the insulating layer 12 , and meanwhile, the whole top surface of the conductor interconnect 14 is exposed in the surface of the insulating layer 12 .
- Typical metallic material (first metallic material) for composing the conductor interconnect 14 includes, for example, copper (Cu), nickel (Ni) and aluminum (Al).
- a solder wetting metallic film 16 (metallic film) is formed on a portion of the conductor interconnect 14 exposed in the surface of the insulating layer 12 .
- Typical metallic material (second metallic material) available for composing the solder wetting metallic film 16 includes a material that requires higher free energy for forming an oxide thereof, as compared with a free energy required for forming an oxide of the above-described first metallic material.
- Typical second metallic material includes, for example, gold (Au), silver (Ag), platinum (Pt) and palladium (Pd).
- a metal oxide film 18 is formed on a region where no solder wetting metallic film 16 is provided in the exposed region on the conductor interconnect 14 , which is exposed on the surface of the insulating layer 12 .
- the metal oxide film 18 is composed of an oxide of the above-described first metallic material.
- FIG. 3 is a cross-sectional view, illustrating a portion of the electronic circuit chip 20 .
- the configuration of the electronic circuit chip 20 will be further described in detail, in reference to FIG. 3 .
- An adhesive resin layer 24 is formed on one side of the semiconductor chip 22 .
- This provides a configuration of the electronic circuit chip 20 , in which an adhesive resin layer 24 is provided as a surface layer in the side thereof facing the electronic circuit chip 10 .
- Typical resin available for composing the adhesive resin layer 24 may be, for example, a thermoplastic resin or a partially cured (B-stage) thermosetting resin.
- Typical examples for the former and the latter resins may be polyimide resin and benzocyclobutene (BCB) resin, respectively.
- a conductor electrode 28 is formed in the adhesive resin layer 24 .
- the conductor electrode 28 is composed of a conductor layer 26 and a solder layer 27 .
- the solder layer 27 is formed on one end surface of the conductor layer 26 , and another end of the conductor layer 26 is connected to the semiconductor chip 22 .
- the solder layer 27 is exposed in the surface of the adhesive resin layer 24 .
- Typical solder material composing the solder layer 27 may include tin (Sn), tin-silver (SnAg), tin-copper (SnCu) and tin-silver-copper (SnAgCu).
- the conductor material available for composing the conductor layer 26 may be a material, which exhibits higher melting point than that of the solder material composing the solder layer 27 .
- Typical conductor material may be, for example, Cu or Ni.
- the conductor layer 26 may have a multiple-layered structure of Cu and Ni.
- FIG. 4 is a cross-sectional view, illustrating a portion of the electronic circuit device 1 .
- a configuration of a juncture between the electronic circuit chips 10 and 20 in the electronic circuit device 1 will be described in reference to FIG. 4 .
- the electronic circuit chips 10 and 20 are mutually joined by connecting the solder wetting metallic film 16 of the electronic circuit chip 10 and the solder layer 27 of the electronic circuit chip 20 (see FIG. 3 ).
- the solder wetting metallic film 16 and the solder layer 27 compose an alloy layer 30 .
- the alloy layer 30 includes at least metallic element that composes the solder wetting metallic film 16 and metallic element that composes the solder layer 27 .
- the alloy layer 30 serves as an alloy-diffusion layer containing Cu, Sn and Au.
- the metal oxide film 18 of the electronic circuit chip 10 is connected to the adhesive resin layer 24 of the electronic circuit chip 20 .
- the process for manufacturing the electronic circuit device includes: preparing the electronic circuit chip 10 ; preparing the electronic circuit chip 20 ; and connecting the solder wetting metallic film 16 of the electronic circuit chip 10 and the solder layer 27 of the electronic circuit chip 20 by heating the solder layer 27 , while the solder layer 27 is pressed against the solder wetting metallic film 16 .
- the operation of preparing the electronic circuit chip 10 and the operation of preparing the electronic circuit chip 20 are carried out in an arbitrary sequential order.
- a Cu film 92 is formed on a silicon wafer 90 that serves as a support substrate by a process such as a sputter process or the like ( FIG. 5A ).
- an external electrode pad 19 is formed on the Cu film 92 by employing a photolithographic process and a plating process ( FIG. 5B ).
- an insulating resin layer 94 is formed on the Cu film 92 so as to cover the external electrode pad 19 .
- a top surface of the external electrode pad 19 is exposed by a planarization process such as a chemical mechanical polishing (CMP) process, a grinding process and a cutting process ( FIG. 6A ).
- CMP chemical mechanical polishing
- FIG. 6A Various types of resins such as polyimide resin, epoxy resin may be employed for an insulating resin composing the insulating resin layer 94 .
- the conductor interconnects 14 (lower conductor interconnects 14 in FIG. 1 ), which are respectively connected to the external electrode pads 19 , are formed on the insulating resin layer 94 , and then, via plugs 15 respectively connected to the conductor interconnects 14 are formed on this conductor interconnect 14 ( FIG. 6B ).
- an insulating resin layer 95 is formed on the insulating resin layer 94 , so as to cover the conductor interconnects 14 and the via plugs 15 . Thereafter, top surfaces of via plugs 15 are exposed by the above-described planarization process ( FIG. 7A ).
- the conductor interconnects 14 (upper conductor interconnect 14 in FIG. 1 ) are formed on the insulating resin layer 95 ( FIG. 7B ).
- an insulating resin layer (insulating layer 12 ) is formed to cover the conductor interconnect 14 , and then, a top surface of the insulating layer 12 is exposed by the above-described planarization process ( FIG. 8A ).
- a resist layer 96 is formed on the insulating layer 12 except the portions for forming the solder wetting metallic film 16 ( FIG. 8B ).
- Typical process for forming thereof may include a photolithographic process employing a photo resist and a printing process for printing a resist.
- solder wetting metallic films 16 are formed on the conductor interconnects 14 exposed in apertures of the resist layer 96 by a process such as an electrolytic plating process or electroless plating process ( FIG. 9A ).
- an oxygen (O 2 ) plasma-processing or the like is conducted after the resist layer 96 is removed (FIG. 9 B).
- a native oxide film metal oxide film 18
- Such native oxide film can be easily formed by simply leaving the circuit device within atmospheric air without conducting particular plasma-processing. As described above, the electronic circuit chip 10 is obtained.
- the electronic circuit chip 10 is joined to the electronic circuit chip 20 , which has been prepared in advance.
- the solder wetting metallic film 16 of the electronic circuit chip 10 is connected to the solder layer 27 of the electronic circuit chip 20 by heating the solder layer 27 , while the solder layer 27 is pressed against the solder wetting metallic film 16 . Having such procedure, the electronic circuit chips 10 and 20 are mutually joined ( FIG. 10B ).
- the top surface of the electronic circuit chip 10 having the electronic circuit chip 20 mounted thereon is encapsulated with an encapsulating resin 34 ( FIG. 11A ).
- a back surface of the semiconductor chip 22 may be exposed, or may not be exposed.
- Typical encapsulating process available in the present embodiment may include a molding process, a printing process, a potting process and the like.
- the silicon wafer 90 is removed from the electronic circuit chip 10 ( FIG. 11B ). Thereafter, the Cu film 92 remaining on the electronic circuit chip 10 is removed by an etch process ( FIG. 12 ).
- the solder bump 32 is joined to the exposed upper surface of the external electrode pad 19 of the electronic circuit chip 10 , and then a dividing operation of the wafer is carried out by a process such as a dicing process and the like. As described above, the electronic circuit device 1 shown in FIG. 1 is obtained.
- the solder wetting metallic film 16 is provided on the conductor interconnect 14 .
- the solder wetting metallic film 16 is composed of a metallic material, which requires higher free energy for forming an oxide thereof, as compared with a free energy required for forming an oxide of the metallic material composing the conductor interconnect 14 . More specifically, the solder wetting metallic film 16 is resistant to being oxidized, as compared with the conductor interconnect 14 . Therefore, a reduction in the wettability of the solder wetting metallic film 16 against solder, which is caused because the solder wetting metallic film 16 is oxidized, can be inhibited.
- the solder wetting metallic film 16 may be interposed between the conductor interconnect 14 and solder, so that an improved connection reliability would be obtained.
- the electronic circuit chip 10 which is capable of exhibiting an improved connection reliability with other electronic circuit chips, can be achieved.
- Au, Ag, Pt or Pd may be preferably employed for a material of the solder wetting metallic film 16 .
- the conductor interconnect 14 of the electronic circuit chip 10 is connected to the solder layer 27 of the electronic circuit chip 20 via the solder wetting metallic film 16 . This provides an improved connection reliability between the conductor interconnect 14 and the solder layer 27 .
- an injection of an underfill resin in the spacings between the electronic circuit chip 10 and the electronic circuit chip 20 or a formation of a solder resist film on the electronic circuit chip 10 are not necessary. Consequently, the configuration is suitable for a reduction in a connection density between both chips.
- the metal oxide film 18 is formed on a region of the conductor interconnect 14 , where no solder wetting metallic film 16 is provided.
- wettability of an oxide of a metal against resins is higher than that of the metal itself. Therefore, an existence of the metal oxide film 18 therebetween provides an improved connection reliability between the conductor interconnect 14 and the adhesive resin layer 24 .
- This configuration provides further improved connection reliability between the electronic circuit chip 10 and the electronic circuit chip 20 .
- providing the metal oxide film 18 is not essential.
- an interconnect of the electronic circuit chip 10 is employed as a patterned conductor of the electronic circuit chip 10 .
- the electronic circuit chip 10 provided with a patterned conductor can be obtained, without causing an increase in number of manufacturing process operations.
- Cu, Ni or Al, which is generally employed as an interconnect material has a nature of being easily naturally oxidized. Therefore, when these metals are directly connected with solder, better connection reliability can not be obtained, as described above. Therefore, in such case, the electronic circuit chip 10 having the solder wetting metallic film 16 provided on the conductor interconnect 14 is particularly useful. However, it is not essential to employ an interconnect for a patterned conductor of the electronic circuit chip 10 .
- the alloy layer 30 which contains metallic elements composing the solder wetting metallic film 16 and the solder layer 27 , respectively, is formed. This configuration provides considerably firm juncture between the electronic circuit chip 10 and the electronic circuit chip 20 .
- the conductor electrode 28 is composed of the conductor layer 26 and the solder layer 27 formed thereon. If the conductor electrode 28 is composed of only the solder layer 27 , the whole conductor electrode 28 may be possibly melted when the electronic circuit chip 20 is joined to the electronic circuit chip 10 , so that a height of the conductor electrode 28 could be considerably changed. On the contrary, in the present embodiment, the conductor layer 26 having higher melting point than the solder layer 27 is provided for serving as a base of the conductor electrode 28 . Consequently, only a portion of the conductor electrode 28 (portion corresponding to solder layer 27 ) is melted when the electronic circuit chip 20 is joined to the electronic circuit chip 10 , so that variation in height of the conductor electrode 28 would be reduced.
- the conductor electrode 28 may be composed of only the solder layer 27 .
- Cu or Ni may preferably be employed as a material of the conductor layer 26 .
- Sn, SnAg, SnCu or SnAgCu may be preferably employed as a material of the solder layer 27 .
- thermoplastic resin or a partially cured thermosetting resin may be preferably employed for a material of the adhesive resin layer 24 .
- the electronic circuit chip and method for manufacturing the electronic circuit device according to the present invention is limited to the configurations illustrated in the above-described embodiments, and thus various modifications thereof are available.
- only one of the first and the second electronic circuit chips includes the semiconductor chip and the other is the interconnect member.
- both of the first and the second electronic circuit chips may include a semiconductor chip, as shown in FIG. 13 , or may be an interconnect member, as shown in FIG. 14 .
- the electronic circuit chip 50 includes a semiconductor chip 51 .
- an insulating layer 52 is formed as a surface layer of the electronic circuit chip 50 .
- a patterned conductor 54 that is exposed in the surface of the insulating layer 52 is formed.
- a metallic film (not shown), which requires higher free energy for forming an oxide thereof, as compared with a free energy required for forming an oxide of the metallic material for composing the patterned conductor 54 .
- This metallic film forms an alloy layer 60 in cooperation with the solder layer 27 of the electronic circuit chip 20 .
- the electronic circuit chip 20 is covered with the encapsulating resin 34 .
- the encapsulating resin 34 conductor posts 62 extending through the encapsulating resin 34 are formed. One end of the conductor post 62 is connected to the patterned conductor 54 , and the other end thereof is connected to the solder bump 64 .
- another semiconductor chip may be deposited on the semiconductor chip 22 and/or the semiconductor chip 51 . In such case, a through-hole via may be formed in the semiconductor chips 22 and 51 , thereby providing an electrical connection between the semiconductor chips.
- electronic circuit chips 10 and 70 are provided, serving as the first and the second electronic circuit chips, respectively. Structure of the electronic circuit chip 10 is the same as described in reference to FIG. 1 and FIG. 2 .
- Electronic circuit chip 70 is an interconnect member.
- An adhesive resin layer 74 is formed as a surface layer of the electronic circuit chip 70 .
- a solder layer (not shown) exposed in the surface of the adhesive resin layer 74 is formed. This solder layer forms an alloy layer 80 in cooperation with the solder wetting metallic film 16 of the electronic circuit chip 10 .
- the electronic circuit chip 70 has multiple-layered interconnect structure, and the conductor interconnects 72 , which are formed in adjacent layers, respectively, are mutually connected through a via plug 73 . Further, a back surface of the electronic circuit chip 70 (i.e., surface in the side opposing to the joined surface with the electronic circuit chip 10 ) is provided with exposed electrode pads 79 , one end of which is connected to the conductor interconnect 72 . The electrode pad 79 serves as a pad for connecting the semiconductor chip to the electronic circuit chip 70 . According to the electronic circuit device having such structure, one interconnect member, which includes fine interconnect structure, and another interconnect member, which is desirable to be manufactured at lower cost with larger design rule, may be separately manufactured, and then the separately manufactured interconnect members may be joined together.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
Claims (14)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005295052A JP5060038B2 (en) | 2005-10-07 | 2005-10-07 | Electronic circuit device and manufacturing method thereof |
JP2005-295052 | 2005-10-07 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070080444A1 US20070080444A1 (en) | 2007-04-12 |
US7759786B2 true US7759786B2 (en) | 2010-07-20 |
Family
ID=37910417
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/543,079 Expired - Fee Related US7759786B2 (en) | 2005-10-07 | 2006-10-05 | Electronic circuit chip, and electronic circuit device and method for manufacturing the same |
Country Status (2)
Country | Link |
---|---|
US (1) | US7759786B2 (en) |
JP (1) | JP5060038B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110291260A1 (en) * | 2010-05-26 | 2011-12-01 | Hitachi Chemical Company, Ltd. | Semiconductor encapsulation adhesive composition, semiconductor encapsulation film-like adhesive, method for producing semiconductor device and semiconductor device |
US9385100B1 (en) | 2014-03-21 | 2016-07-05 | STATS ChipPAC Pte. Ltd. | Integrated circuit packaging system with surface treatment and method of manufacture thereof |
US9875949B2 (en) * | 2015-05-04 | 2018-01-23 | Siliconware Precision Industries Co., Ltd. | Electronic package having circuit structure with plurality of metal layers, and fabrication method thereof |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
MX2018006317A (en) * | 2015-11-22 | 2019-01-31 | Atmospheric Plasma Solutions Inc | Method and device for promoting adhesion of metallic surfaces. |
US10103095B2 (en) * | 2016-10-06 | 2018-10-16 | Compass Technology Company Limited | Fabrication process and structure of fine pitch traces for a solid state diffusion bond on flip chip interconnect |
US10923449B2 (en) | 2016-10-06 | 2021-02-16 | Compass Technology Company Limited | Fabrication process and structure of fine pitch traces for a solid state diffusion bond on flip chip interconnect |
US11069606B2 (en) | 2016-10-06 | 2021-07-20 | Compass Technology Company Limited | Fabrication process and structure of fine pitch traces for a solid state diffusion bond on flip chip interconnect |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5534465A (en) * | 1995-01-10 | 1996-07-09 | At&T Corp. | Method for making multichip circuits using active semiconductor substrates |
US5844317A (en) * | 1995-12-21 | 1998-12-01 | International Business Machines Corporation | Consolidated chip design for wire bond and flip-chip package technologies |
US5898223A (en) * | 1997-10-08 | 1999-04-27 | Lucent Technologies Inc. | Chip-on-chip IC packages |
US6222212B1 (en) * | 1994-01-27 | 2001-04-24 | Integrated Device Technology, Inc. | Semiconductor device having programmable interconnect layers |
US6352925B1 (en) * | 1999-04-16 | 2002-03-05 | Micron Technology, Inc. | Method of making electrical conductor system for semiconductor device |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0770643B2 (en) * | 1986-10-24 | 1995-07-31 | 株式会社日立製作所 | Wiring board |
JPH04370958A (en) * | 1991-06-20 | 1992-12-24 | Hitachi Ltd | Semiconductor substrate, semiconductor integrated circuit device using same and manufacture of semiconductor substrate |
JPH05109823A (en) * | 1991-10-14 | 1993-04-30 | Sony Corp | Board for wiring |
JP3334489B2 (en) * | 1996-05-13 | 2002-10-15 | 松下電器産業株式会社 | Semiconductor device manufacturing method and manufacturing apparatus |
JPH1167971A (en) * | 1997-05-30 | 1999-03-09 | St Microelectron Inc | Improved board-based integrated circuit package |
JPH11195666A (en) * | 1997-12-26 | 1999-07-21 | Murata Mfg Co Ltd | Semiconductor device |
JP2000114300A (en) * | 1998-10-02 | 2000-04-21 | Matsushita Electric Ind Co Ltd | Semiconductor device comprising bump electrode structure and manufacture of the same |
JP2000323510A (en) * | 1999-05-11 | 2000-11-24 | Shinko Electric Ind Co Ltd | Semiconductor wafer having columnar electrodes, manufacture of the same, and semiconductor device |
JP2002134544A (en) * | 2000-10-24 | 2002-05-10 | Rohm Co Ltd | Method of fabricating semiconductor device, and semiconductor device |
JP2003243438A (en) * | 2002-02-15 | 2003-08-29 | Sharp Corp | Wiring substrate, manufacturing method thereof, and electronic apparatus equipped therewith |
JP3616615B2 (en) * | 2002-06-06 | 2005-02-02 | 沖電気工業株式会社 | Manufacturing method of semiconductor device |
JP2005129874A (en) * | 2003-10-27 | 2005-05-19 | Seiko Epson Corp | Semiconductor chip, manufacturing method thereof, semiconductor mount substrate, electronic device, and electronic apparatus |
-
2005
- 2005-10-07 JP JP2005295052A patent/JP5060038B2/en not_active Expired - Fee Related
-
2006
- 2006-10-05 US US11/543,079 patent/US7759786B2/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6222212B1 (en) * | 1994-01-27 | 2001-04-24 | Integrated Device Technology, Inc. | Semiconductor device having programmable interconnect layers |
US5534465A (en) * | 1995-01-10 | 1996-07-09 | At&T Corp. | Method for making multichip circuits using active semiconductor substrates |
US5844317A (en) * | 1995-12-21 | 1998-12-01 | International Business Machines Corporation | Consolidated chip design for wire bond and flip-chip package technologies |
US5898223A (en) * | 1997-10-08 | 1999-04-27 | Lucent Technologies Inc. | Chip-on-chip IC packages |
US6352925B1 (en) * | 1999-04-16 | 2002-03-05 | Micron Technology, Inc. | Method of making electrical conductor system for semiconductor device |
Non-Patent Citations (1)
Title |
---|
J. McMahon, et al., "Wafer Bonding of Damascene-Patterened Metal/Adhesive Redistribution Layers for Via-First Three-Dimensional (3D) Interconnect", 2005 Electronic Components and Technology Conference, pp. 331-336. |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9129898B2 (en) | 2007-10-22 | 2015-09-08 | Hitachi Chemical Company, Ltd. | Semiconductor encapsulation adhesive composition, semiconductor encapsulation film-like adhesive, method for producing semiconductor device and semiconductor device |
US20110291260A1 (en) * | 2010-05-26 | 2011-12-01 | Hitachi Chemical Company, Ltd. | Semiconductor encapsulation adhesive composition, semiconductor encapsulation film-like adhesive, method for producing semiconductor device and semiconductor device |
US9024455B2 (en) * | 2010-05-26 | 2015-05-05 | Hitachi Chemical Company, Ltd. | Semiconductor encapsulation adhesive composition, semiconductor encapsulation film-like adhesive, method for producing semiconductor device and semiconductor device |
US9385100B1 (en) | 2014-03-21 | 2016-07-05 | STATS ChipPAC Pte. Ltd. | Integrated circuit packaging system with surface treatment and method of manufacture thereof |
US9875949B2 (en) * | 2015-05-04 | 2018-01-23 | Siliconware Precision Industries Co., Ltd. | Electronic package having circuit structure with plurality of metal layers, and fabrication method thereof |
Also Published As
Publication number | Publication date |
---|---|
JP2007103859A (en) | 2007-04-19 |
US20070080444A1 (en) | 2007-04-12 |
JP5060038B2 (en) | 2012-10-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109904127B (en) | Packaging structure and packaging method | |
TWI581391B (en) | Semiconductor package and fabricating method thereof | |
US7420814B2 (en) | Package stack and manufacturing method thereof | |
JP5624649B2 (en) | Fusible input / output interconnect system and method for flip chip packaging with stud bumps attached to a substrate | |
CN107919345B (en) | Chip stack packaging structure and stack packaging method | |
US9142500B2 (en) | Apparatus for lead free solder interconnections for integrated circuits | |
US7759786B2 (en) | Electronic circuit chip, and electronic circuit device and method for manufacturing the same | |
TWI518811B (en) | Semiconductor device and method of forming bump structure with multi-layer ubm around bump formation area | |
Koh et al. | Copper pillar bump technology progress overview | |
TWI493672B (en) | Semiconductor device, electronic device, and semiconductor device manufacturing method | |
KR100887475B1 (en) | Semiconductor package and fabrication method thereof | |
TWI381509B (en) | Semiconductor package and method for manufacturing the same | |
TW550768B (en) | Flip-chip on film assembly for ball grid array packages | |
CN106449611B (en) | Semiconductor device with a plurality of semiconductor chips | |
JP2022553666A (en) | Formation of bump structure | |
US7538022B2 (en) | Method of manufacturing electronic circuit device | |
US10199345B2 (en) | Method of fabricating substrate structure | |
CN109216310B (en) | Semiconductor package device and method of manufacturing the same | |
US9935030B2 (en) | Resin-encapsulated semiconductor device | |
EP2075828A1 (en) | Semiconductor device and a method for aligining and bonding a first and second element for the fabrication of a semiconductor device | |
TW201225209A (en) | Semiconductor device and method of confining conductive bump material with solder mask patch | |
JP2002158307A (en) | Semiconductor device and its manufacturing method | |
JP4286264B2 (en) | Semiconductor device and manufacturing method thereof | |
US20140231977A1 (en) | Semiconductor packages with low stand-off interconnections between chips | |
CN110931442A (en) | Electronic device and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KURITA, YOICHIRO;SOEJIMA, KOJI;KAWANO, MASAYA;REEL/FRAME:018384/0853 Effective date: 20060921 |
|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:025311/0851 Effective date: 20100401 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140720 |