US6436847B1 - Methods to form electronic devices - Google Patents
Methods to form electronic devices Download PDFInfo
- Publication number
- US6436847B1 US6436847B1 US09/676,429 US67642900A US6436847B1 US 6436847 B1 US6436847 B1 US 6436847B1 US 67642900 A US67642900 A US 67642900A US 6436847 B1 US6436847 B1 US 6436847B1
- Authority
- US
- United States
- Prior art keywords
- layer
- electrode
- over
- oxide layer
- nitride layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 24
- 229910052581 Si3N4 Inorganic materials 0.000 claims abstract description 62
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims abstract description 61
- 239000000758 substrate Substances 0.000 claims abstract description 32
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims abstract description 30
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 claims abstract description 28
- 239000000463 material Substances 0.000 claims abstract description 19
- 230000001590 oxidative effect Effects 0.000 claims abstract description 15
- 239000000377 silicon dioxide Substances 0.000 claims abstract description 15
- 235000012239 silicon dioxide Nutrition 0.000 claims abstract description 14
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 claims abstract description 13
- 229910021529 ammonia Inorganic materials 0.000 claims abstract description 13
- 229910052990 silicon hydride Inorganic materials 0.000 claims abstract description 13
- 239000007789 gas Substances 0.000 claims abstract description 12
- 238000004518 low pressure chemical vapour deposition Methods 0.000 claims abstract description 11
- 150000004767 nitrides Chemical class 0.000 claims description 23
- 238000010276 construction Methods 0.000 abstract description 18
- 239000003990 capacitor Substances 0.000 description 46
- 238000012545 processing Methods 0.000 description 26
- 238000000151 deposition Methods 0.000 description 19
- 230000008021 deposition Effects 0.000 description 16
- 239000005380 borophosphosilicate glass Substances 0.000 description 14
- 238000007254 oxidation reaction Methods 0.000 description 13
- 238000003860 storage Methods 0.000 description 12
- 230000015572 biosynthetic process Effects 0.000 description 9
- 239000012634 fragment Substances 0.000 description 8
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 230000003647 oxidation Effects 0.000 description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- 229920005591 polysilicon Polymers 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 5
- 239000004065 semiconductor Substances 0.000 description 5
- 239000000126 substance Substances 0.000 description 5
- 238000009792 diffusion process Methods 0.000 description 4
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 4
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 3
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 3
- MROCJMGDEKINLD-UHFFFAOYSA-N dichlorosilane Chemical compound Cl[SiH2]Cl MROCJMGDEKINLD-UHFFFAOYSA-N 0.000 description 3
- 239000003989 dielectric material Substances 0.000 description 3
- 229910052698 phosphorus Inorganic materials 0.000 description 3
- 239000011574 phosphorus Substances 0.000 description 3
- 239000011800 void material Substances 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 229910010252 TiO3 Inorganic materials 0.000 description 2
- 239000012080 ambient air Substances 0.000 description 2
- 238000000429 assembly Methods 0.000 description 2
- 230000000712 assembly Effects 0.000 description 2
- 239000002131 composite material Substances 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000007772 electrode material Substances 0.000 description 2
- ZKATWMILCYLAPD-UHFFFAOYSA-N niobium pentoxide Chemical compound O=[Nb](=O)O[Nb](=O)=O ZKATWMILCYLAPD-UHFFFAOYSA-N 0.000 description 2
- 229910000069 nitrogen hydride Inorganic materials 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910002370 SrTiO3 Inorganic materials 0.000 description 1
- 238000010420 art technique Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000006378 damage Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical class [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- 238000009279 wet oxidation reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/02255—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by thermal treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/3143—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers
- H01L21/3144—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers on silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/318—Inorganic layers composed of nitrides
- H01L21/3185—Inorganic layers composed of nitrides of siliconnitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
- H01L21/02236—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
- H01L21/02238—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32105—Oxidation of silicon-containing layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/954—Making oxide-nitride-oxide device
Definitions
- This invention relates to methods to form electronic devices, such as capacitors, antifuses, transistor gate stacks, and these and other devices incorporating high K dielectric layer constructions.
- one prior art technique is the fabrication of stacked capacitors in a container shape within a borophosphosilicate glass layer (BPSG) to form the storage capacitors in DRAM circuitry.
- a container opening is formed in a planarized layer of BPSG over a desired node location, typically in the form of a conductive polysilicon plug.
- the conductive electrode material is deposited to less than completely fill the opening, and then is typically chemical-mechanically polished back to provide a storage node electrode inside of the BPSG opening in the shape of a cup or container.
- Capacitor dielectric material is then provided over the storage node container, followed by deposition of a conductive cell plate layer which is subsequently patterned.
- a typical capacitor dielectric layer in the above construction comprises a silicon dioxide/silicon nitride/silicon dioxide composite (ONO).
- the first oxide layer formed over the storage node electrode is typically native oxide formed by exposure of the exposed storage node material to ambient air.
- Silicon nitride is next chemical vapor deposited, for example utilizing a silicon hydride such as dichlorosilane and ammonia. Typical deposition conditions are at sub-Torr pressures and temperatures at or above 680° C. more typically above 700° C. The deposition process and the very thin nature of the typically deposited silicon nitride layer results in pin holes or other defects in the deposited layer.
- This is typically cured by a dense re-oxidation process which forms the outer silicon dioxide layer of the ONO construction.
- the prior art re-oxidation conditions for forming this outer oxide layer are conducted wet or dry at a temperature of from 800° C. to 950° C. at atmospheric pressure. for from 5 to 30 minutes. Subsequently, a conductive cell plate layer is deposited and patterned over the ONO dielectric layer(s).
- BPSG is known to be extremely diffusive to oxidizing components during the above-described re-oxidation conditions.
- Silicon nitride is known to form a good barrier layer to diffusion of such oxidizing gases under such conditions.
- the silicon nitride deposited over the BPSG in conjunction with the capacitor dielectric layer formation was apparently inadequate in shielding oxidation of substrate material underlying the BPSG when the deposited silicon nitride layer thickness for the capacitors fell below 80 Angstroms.
- the invention was principally motivated with respect to overcoming this problem to enable silicon nitride to continue to be utilized as a capacitor dielectric layer where its thickness fell to below 80 Angstroms in deposition also occurring over a doped oxide layer, such as BPSG.
- the invention comprises methods of forming electronic devices, such as capacitors, antifuses, transistor gate constructions, and these and other devices incorporating high K dielectric layer constructions.
- a first electrode and a doped oxide layer laterally proximate thereof are provided over a substrate.
- a silicon nitride layer is formed over both the doped oxide layer and the first electrode to a thickness of no greater than 80 Angstroms over at least the first electrode by low pressure chemical vapor deposition at a pressure of at least 1 Torr, a temperature of less than 700° C. and using feed gases comprising a silicon hydride and ammonia.
- the substrate with silicon nitride layer is exposed to oxidizing conditions comprising at least 700° C.
- a second electrode is formed over the silicon dioxide layer and the first electrode.
- the doped oxide layer and first electrode are exposed to rapid thermal nitridation conditions effective to grow a seed nitride layer over at least the doped oxide layer to a thickness of at least about 8 Angstroms prior to chemical vapor depositing a silicon nitride layer.
- the substrate is exposed to a nitrogen containing atmosphere which is substantially void of silicon hydride at a temperature of at least about 850° C. after chemical vapor depositing a silicon nitride layer.
- a layer comprising. undoped oxide is formed over a layer of doped oxide.
- a first electrode is formed proximate the undoped oxide layer and the doped oxide layer.
- a silicon nitride layer is formed on the undoped oxide layer and over the first electrode by low pressure chemical vapor deposition to a thickness of no greater than 80 Angstroms.
- FIG. 1 is a diagrammatic view of a semiconductor wafer fragment at one processing step in accordance with the invention.
- FIG. 2 is a view of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 1 .
- FIG. 3 is a view of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 2 .
- FIG. 4 is a view of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 3 .
- FIG. 5 is a view of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 4 .
- FIG. 6 is a view an alternate embodiment semiconductor wafer fragment in accordance with the invention.
- FIG. 7 is a view of the FIG. 6 wafer at a processing step subsequent to that depicted by FIG. 6 .
- FIG. 8 is a view of the FIG. 6 wafer at a processing step subsequent to that depicted by FIG. 7 .
- FIG. 9 is a view another alternate embodiment semiconductor wafer fragment in accordance with the invention.
- FIG. 10 is a view of the FIG. 9 wafer at a processing step subsequent to that depicted by FIG. 9 .
- FIG. 11 is a view an alternate embodiment semiconductor wafer fragment in accordance with the invention.
- FIG. 12 is a view of the FIG. 11 wafer at a processing step subsequent to that depicted by FIG. 11 .
- FIG. 13 is a view of the FIG. 11 wafer at a processing step subsequent to that depicted by FIG. 12 .
- a semiconductor wafer fragment or substrate is indicated generally with reference numeral 10 .
- semiconductive substrate is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials).
- substrate refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.
- Fragment 10 comprises a bulk monocrystalline silicon substrate 12 having a diffusion region 14 formed therein. Field oxide region 16 and a gate oxide layer 18 are formed over bulk substrate 12 . A pair of word lines 20 and 22 are formed on opposing sides of diffusion region 14 . A conductive polysilicon plug 24 is provided over and in electrical connection with diffusion region 14 . A layer 26 of doped oxide, preferably BPSG, is provided over the illustrated component, and formed to have a container storage node opening 28 provided therein over plug 24 . A conductively doped, and preferably hemispherical grain, polysilicon layer has been formed over the substrate to within container opening 28 . Such has been planarized back to form the illustrated isolated first capacitor electrode 30 , with doped oxide layer 26 being positioned laterally proximate thereof.
- a silicon dioxide layer 32 can be formed on first capacitor electrode 30 , such as by exposing the substrate to ambient air to form a native oxide layer or by CVD or other deposition. Regardless, an exemplary thickness for layer 32 is 20 Angstroms and less.
- a silicon nitride layer will subsequently be formed, as described below. Alternately, and perhaps more preferred, would be to prevent any formation of an oxide layer 32 over the first capacitor electrode, such as by precluding the wafer from being exposed to oxidizing conditions intermediate the processing which produces the FIG. 1 construction and placement of the wafer within the deposition chamber for the silicon nitride layer deposition. Such can be accomplished by using conventional cluster equipment which precludes exposure of the wafer to oxidizing conditions when passing between different processing chambers.
- a silicon nitride layer 34 is formed over both doped oxide layer 26 and first capacitor electrode 30 to a thickness of no greater than 80 Angstroms over at least first capacitor electrode 30 by low pressure chemical vapor deposition (with or without plasma) at a pressure of at least 1 Torr, a temperature of less than 700° C., and using feed gases comprising a silicon hydride and ammonia.
- low pressure chemical vapor deposition is intended to define any chemical vapor deposition process occurring at or below 760 Torr.
- Prior art processing which achieved less than adequate silicon nitride layer deposition over the doped oxide layer utilized pressures below 1 Torr and temperatures of 680° C. or greater.
- a more preferred pressure range during the silicon nitride deposition is between 1.0 Torr and 2.5 Torr, with a preferred temperature during formation being less than or equal to 680° C.
- silicon nitride layer formation over first capacitor electrode 30 can be to a thickness of no greater than 60 Angstroms in accordance with a desired capacitor construction.
- first capacitor electrode 30 is not outwardly exposed during the formation of silicon nitride layer 34 thereover, rather being covered by oxide layer 32 .
- first capacitor electrode 30 is void of layer 32 and is outwardly exposed during the formation of the silicon nitride layer 34 thereover, with the silicon nitride layer being formed on doped first capacitor electrode material 30 .
- the silicon nitride layer forms on the doped oxide layer as opposed to on any intervening layer.
- Example and preferred deposition conditions utilize dichlorosilane and ammonia at a temperature of 640° C., and a pressure of 1.5 Torr. Ammonia flow rate to dichlorosilane flow rate is preferably at 3:1 or greater, by volume.
- the substrate is exposed to oxidizing conditions comprising at least 700° C. to form a silicon dioxide comprising layer 36 over silicon nitride layer 34 .
- the thickness of silicon nitride layer 34 over doped oxide layer 26 is sufficient to shield oxidizable substrate material beneath doped oxide layer 26 (i.e., bulk substrate material 12 ) from oxidizing during the re-oxidation exposure.
- An example and preferred thickness for layer 36 is from 10 to 30 Angstroms.
- Example wet oxidation conditions (i.e., in the presence of steam) or dry oxidation conditions (i.e., in the presence of oxygen) include exposure at from 800° C.-950° C. in an atmospheric furnace for from 5 to 30 minutes.
- a second capacitor electrode layer 38 (i.e., conductively doped polysilicon) is deposited and patterned to form a second capacitor electrode over silicon dioxide layer 36 and first capacitor electrode 30 .
- a second capacitor electrode layer 38 i.e., conductively doped polysilicon
- Such provides but one example method in accordance with the invention for producing an adequately thick layer of silicon nitride over BPSG layer 26 in spite of thickness of such layer at least over storage node layer 30 being less than 80 Angstroms thick.
- silicon nitride layer 34 can comprise a combination of a first or primary and a subsequent secondary layer, or more layers.
- an initial layer of silicon nitride could be chemical vapor deposited at a pressure of least 1 Torr and a temperature of less than 700° C. This could be followed by a subsequent secondary silicon nitride layer deposition on the first layer by low pressure chemical vapor deposition at a pressure of less than 1 Torr and a temperature of least 700° C. using feed gases comprising a silicon hydride and ammonia.
- the secondary layer of silicon nitride would be formed to provide a combined thickness of the silicon nitride layers of no greater than 80 Angstroms over first capacitor electrode 30 .
- a first silicon nitride layer is formed over both the doped oxide layer and the first capacitor electrode to a thickness of no greater than 70 Angstroms over at least the first capacitor electrode by low pressure chemical vapor deposition using a first set of reactor conditions using feed gases comprising a silicon hydride and ammonia.
- a second silicon nitride layer is formed on the first to a thickness of no greater than 70 Angstroms over at least the first capacitor electrode by lower pressure chemical vapor deposition using a second set of reactor conditions using feed gases comprising a silicon hydride and ammonia.
- the second layer is formed to provide a combined thickness of the first and second nitride layers of no greater than 80 Angstroms over the first capacitor electrode.
- FIG. 6 illustrates processing occurring immediately after FIG. 2 of the first described embodiment.
- First oxide layer 32 is shown formed over first capacitor electrode 30 , although such could be and might preferably not be provided. Regardless, the substrate is exposed to rapid thermal nitridation conditions effective to grow a silicon nitride seed layer 33 over at least doped oxide layer 26 to a thickness of at least about 8 Angstroms. As shown and as preferred, layer 33 also forms over and on layer 32 .
- seed layer 33 is ideally grown to a thickness of no greater than 20 Angstroms.
- Example and preferred conditions utilize NH 3 at from 500 Torr to 1 atmosphere, with a ramp rate of between about 50° C./sec to 150° C./sec to a temperature of between about 800° C. and 1025° C. The substrate is preferably then held at the upper temperature for a time period ranging from about 5 seconds to 60 seconds.
- silicon nitride layer 34 a is formed over both seed nitride layer 33 and first capacitor electrode 30 by lower pressure chemical vapor deposition using feed gases comprising silicon hydride and ammonia. Pressure can be greater than 1 Torr in accordance with the above first-described preferred embodiment, or less than 1 Torr in accordance with the prior art process which precipitated the undesired selectivity to not deposit on an exposed doped oxide layer.
- a combined thickness of silicon nitride layer 36 a and any seed nitride layer 33 forming over first capacitor electrode 30 is no greater than 80 Angstroms, and preferably no greater than 60 Angstroms.
- the substrate is exposed to oxidizing conditions comprising at least 700° C. to form a silicon dioxide layer 36 on silicon nitride layer 34 a , with the thickness of layers 33 and 34 a during such exposing conditions and exposing time being effective to prevent oxidizable substrate material beneath doped oxide layer 26 from oxidizing during such exposing.
- a second capacitor electrode layer 38 is formed over silicon dioxide layer 36 and first capacitor electrode 30 .
- FIGS. 9 and 10 Yet another alternate embodiment is described with reference to FIGS. 9 and 10. Like numerals from the first-described embodiment are utilized where appropriate, with differences being indicated by the suffix “b” or with different numerals.
- Processing of wafer fragment 10 b as illustrated in FIG. 9 occurs subsequent to the processing as shown in FIG. 2 .
- a silicon nitride layer 34 b is formed at least over first capacitor electrode 30 to a thickness of no greater than 80 Angstroms by low pressure chemical vapor deposition using feed gases comprising a silicon hydride and ammonia. Processing could occur as described above with respect to the first-described preferred embodiment with low pressure conditions above 1 Torr. Alternately and as shown, silicon nitride layer 34 b can be deposited at pressures below 1 Torr, potentially resulting in little or no silicon nitride layer formation over doped oxide layer 26 .
- the substrate is exposed to a nitrogen containing atmosphere which is substantially void of silicon hydride at a temperature of at least about 850° C.
- the intent is to cause a reaction of the nitrogen containing atmosphere with silicon of oxide layer 26 effective to form a suitably thick silicon nitride layer 35 over doped oxide layer 26 effective to preclude substrate oxidation during the subsequent re-oxidation conditions.
- doped oxide layer 26 can have been previously exposed to rapid thermal nitridation conditions as described above effective to grow seed nitride layer over at least doped oxide layer 26 to a thickness of at least about 8 Angstroms.
- Example and preferred nitrogen containing atmospheres include NH 3 and oxynitride compounds, such as NO x .
- Preferred anneal conditions in such atmosphere(s) include a temperature at from 850° C. to 950° C. at from 10 Torr to 2 atmospheres at 10 seconds to 60 seconds. Processing could subsequently proceed as described above.
- Wafer fragment 10 c is shown at a processing step prior in time to any of the processing depicted by the alternate processes of the above-described embodiments.
- a doped oxide layer 26 c such as BPSG, is formed over the substrate followed by a formation of undoped oxide layer 27 thereover.
- Undoped oxide layer 27 can be formed by separate dedicated processing in a separate chamber relative to the formation of 26 c .
- undoped oxide layer 27 is formed in situ with chemical vapor deposition of BPSG layer 26 c by substantially ceasing flow of boron and phosphorus doping gases at the conclusion of layer 26 c deposition.
- Example thicknesses for layer 26 c and 27 are from 10,000 to 20,000 Angstroms and 5,000 Angstroms, respectively.
- “undoped” is defined as any dopant concentration below 1% by volume.
- BPSG is typically doped to around 4% by volume combined phosphorus and boron concentration.
- a portion of undoped oxide layer 27 is removed, such as by chemical-mechanical polishing, to reduce at least 50% of its initial thickness over doped oxide layer 26 c .
- An example removal is between 3,000 and 4,000 Angstroms of the example 5,000 Angstroms initially deposited.
- Such provides the illustrated planar upper surface leaving an outermost layer of undoped oxide 27 over doped oxide layer 26 c .
- Processing can then proceed in accordance with the prior art, or in combination with any one or more of the above-described preferred embodiments. Even in accordance with the prior art processing, an undoped oxide layer is now provided to be outwardly exposed when the preferred silicon nitride layer of less than 80 Angstroms is being chemical vapor deposited for the capacitor dielectric layer.
- silicon nitride layer deposition even under the prior art conditions, will more uniformly deposit to provide a suitably thick nitride barrier layer over doped oxide layer 26 c to substantially preclude oxidation of substrate oxidizable material beneath layer 26 c during the pin hole defect curing nitride re-oxidation.
- the resultant construction is shown in FIG. 13 .
- the invention was principally motivated from problems associated with capacitor fabrication where silicon nitride layer thickness in an ONO construction fell below 80 Angstroms, with the substrate also comprising outwardly exposed boron and/or phosphorus doped silicate glass. Aspects of the invention are also believed applicable in fabrication of other electronic devices and materials, with the invention only being limited by the accompanying claims appropriately interpreted in accordance with the Doctrine of Equivalents.
- example alternate constructions include antifuses and transistor gates.
- the invention contemplates fabrication of silicon nitride layers, such as described above, to comprise at least a portion of a dielectric layer separating two antifuse electrodes.
- methods in accordance with the invention could also be utilized to fabricate gate dielectric layers, such as layer 18 of the FIGS. 1-13 above-described embodiments.
- the invention contemplates processing of dielectric layers in the context of floating gate fabrication, with the subject dielectric layer forming either the typical top and/or bottom dielectric layer(s) utilized in floating gate constructions.
- high K is intended to define a dielectric layer having a dielectric constant K of at least 15.
- materials include (Ba, Sr)TiO 3 , SrTiO 3 , (Pb, Zr)TiO 3 , Ta 2 O 5 , and Nb 2 O 5 .
- Nitride layers formed in accordance with the invention, such as described above, can form useful passivation and other purpose layers when formed on high K dielectric layers utilized in electronic devices incorporating high K dielectric layers and another conductive component, such as for example capacitors in antifuse constructions.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Plasma & Fusion (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Semiconductor Memories (AREA)
- Semiconductor Integrated Circuits (AREA)
- Formation Of Insulating Films (AREA)
Abstract
A first electrode and a doped oxide layer laterally proximate thereof are provided over a substrate. A silicon nitride layer is formed over both the doped oxide layer and the first electrode to a thickness of no greater than 80 Angstroms over at least the first electrode by low pressure chemical vapor deposition at a pressure of at least 1 Torr, a temperature of less than 700° C. and using feed gases comprising a silicon hydride and ammonia. The substrate with silicon nitride layer is exposed to oxidizing conditions comprising at least 700° C. to form a silicon dioxide layer over the silicon nitride layer, with the thickness of silicon nitride over the doped oxide layer being sufficient to shield oxidizable substrate material beneath the doped oxide layer from oxidizing during the exposing. A second electrode is formed over the silicon dioxide layer and the first electrode. In another implementation, a layer comprising undoped oxide is formed over a doped oxide layer. A first electrode is formed proximate the undoped oxide layer and the undoped oxide layer. With the undoped oxide layer being outwardly exposed, a silicon nitride layer is formed on the undoped oxide layer and over the first electrode by low pressure chemical vapor deposition to a thickness of no greater than 80 Angstroms. Also disclosed are methods of forming transistor gate constructions and methods of forming electronic device constructions incorporating high K dielectric layer constructions.
Description
This patent resulted from a divisional application of U.S. patent application Ser. No. 09/138,950, filed Aug. 24, 1998, entitled “Methods to Form Electronic Devices,” naming Randhir P. S. Thakur as inventor, and which is now U.S. Pat. No. 6,204,142 the disclosure of which is incorporated by reference.
This invention relates to methods to form electronic devices, such as capacitors, antifuses, transistor gate stacks, and these and other devices incorporating high K dielectric layer constructions.
As the density of DRAM cells increases, there is a continuing challenge to maintain sufficiently high storage capacitance despite decreasing cell area. Additionally, there is a continuing goal to further decrease cell area. One principal way of increasing cell capacitance is through cell structure techniques. Such techniques include three-dimensional cell capacitors, such as trenched or stacked capacitors. Yet as feature sizes continue to become smaller and smaller, development of improved materials for cell dielectrics as well as the cell design and structure become important. The feature size of higher density DRAMS, for example 256 Mb, will be on the order of 0.25 micron and less. Such overall reduction in cell size drives the thickness of the capacitor dielectric layer to smaller values, and conventional capacitor dielectric materials such as SiO2 and Si3N4 might become unsuitable. However it would be desirable to utilize silicon oxides and nitrides in spite of the reduced thicknesses due to the ease of use and available thorough understanding of how to integrate these materials in DRAM process flows. Yet processing associated with chemical vapor deposition of thin silicon nitride films in certain environments has also created other problems not directly associated with the capacitors.
For example, one prior art technique is the fabrication of stacked capacitors in a container shape within a borophosphosilicate glass layer (BPSG) to form the storage capacitors in DRAM circuitry. Here, a container opening is formed in a planarized layer of BPSG over a desired node location, typically in the form of a conductive polysilicon plug. The conductive electrode material is deposited to less than completely fill the opening, and then is typically chemical-mechanically polished back to provide a storage node electrode inside of the BPSG opening in the shape of a cup or container. Capacitor dielectric material is then provided over the storage node container, followed by deposition of a conductive cell plate layer which is subsequently patterned.
As circuitry integration and density increases, the corresponding dimensions and thicknesses of the various components also decreases. A typical capacitor dielectric layer in the above construction comprises a silicon dioxide/silicon nitride/silicon dioxide composite (ONO). The first oxide layer formed over the storage node electrode is typically native oxide formed by exposure of the exposed storage node material to ambient air. Silicon nitride is next chemical vapor deposited, for example utilizing a silicon hydride such as dichlorosilane and ammonia. Typical deposition conditions are at sub-Torr pressures and temperatures at or above 680° C. more typically above 700° C. The deposition process and the very thin nature of the typically deposited silicon nitride layer results in pin holes or other defects in the deposited layer. This is typically cured by a dense re-oxidation process which forms the outer silicon dioxide layer of the ONO construction. The prior art re-oxidation conditions for forming this outer oxide layer are conducted wet or dry at a temperature of from 800° C. to 950° C. at atmospheric pressure. for from 5 to 30 minutes. Subsequently, a conductive cell plate layer is deposited and patterned over the ONO dielectric layer(s).
However as the nitride thickness of the ONO construction over the storage node electrode fell to below 80 Angstroms, it was discovered that the underlying bulk silicon substrate was oxidizing to the point of circuit destruction. BPSG is known to be extremely diffusive to oxidizing components during the above-described re-oxidation conditions. Silicon nitride, on the other hand, is known to form a good barrier layer to diffusion of such oxidizing gases under such conditions. Yet, the silicon nitride deposited over the BPSG in conjunction with the capacitor dielectric layer formation was apparently inadequate in shielding oxidation of substrate material underlying the BPSG when the deposited silicon nitride layer thickness for the capacitors fell below 80 Angstroms.
The invention was principally motivated with respect to overcoming this problem to enable silicon nitride to continue to be utilized as a capacitor dielectric layer where its thickness fell to below 80 Angstroms in deposition also occurring over a doped oxide layer, such as BPSG.
The invention comprises methods of forming electronic devices, such as capacitors, antifuses, transistor gate constructions, and these and other devices incorporating high K dielectric layer constructions. In but one implementation, a first electrode and a doped oxide layer laterally proximate thereof are provided over a substrate. A silicon nitride layer is formed over both the doped oxide layer and the first electrode to a thickness of no greater than 80 Angstroms over at least the first electrode by low pressure chemical vapor deposition at a pressure of at least 1 Torr, a temperature of less than 700° C. and using feed gases comprising a silicon hydride and ammonia. The substrate with silicon nitride layer is exposed to oxidizing conditions comprising at least 700° C. to form a silicon dioxide layer over the silicon nitride layer, with the thickness of silicon nitride over the doped oxide layer being sufficient to shield oxidizable substrate material beneath the doped oxide layer from oxidizing during the exposing. A second electrode is formed over the silicon dioxide layer and the first electrode.
In one implementation, the doped oxide layer and first electrode are exposed to rapid thermal nitridation conditions effective to grow a seed nitride layer over at least the doped oxide layer to a thickness of at least about 8 Angstroms prior to chemical vapor depositing a silicon nitride layer. In another implementation, the substrate is exposed to a nitrogen containing atmosphere which is substantially void of silicon hydride at a temperature of at least about 850° C. after chemical vapor depositing a silicon nitride layer.
In yet another implementation, a layer comprising. undoped oxide is formed over a layer of doped oxide. A first electrode is formed proximate the undoped oxide layer and the doped oxide layer. With the undoped oxide layer being outwardly exposed, a silicon nitride layer is formed on the undoped oxide layer and over the first electrode by low pressure chemical vapor deposition to a thickness of no greater than 80 Angstroms.
Other aspects and implementations are described below.
preferred embodiments of the invention are described below with reference to the following accompanying drawings.
FIG. 1 is a diagrammatic view of a semiconductor wafer fragment at one processing step in accordance with the invention.
FIG. 2 is a view of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 1.
FIG. 3 is a view of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 2.
FIG. 4 is a view of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 3.
FIG. 5 is a view of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 4.
FIG. 6 is a view an alternate embodiment semiconductor wafer fragment in accordance with the invention.
FIG. 7 is a view of the FIG. 6 wafer at a processing step subsequent to that depicted by FIG. 6.
FIG. 8 is a view of the FIG. 6 wafer at a processing step subsequent to that depicted by FIG. 7.
FIG. 9 is a view another alternate embodiment semiconductor wafer fragment in accordance with the invention.
FIG. 10 is a view of the FIG. 9 wafer at a processing step subsequent to that depicted by FIG. 9.
FIG. 11 is a view an alternate embodiment semiconductor wafer fragment in accordance with the invention.
FIG. 12 is a view of the FIG. 11 wafer at a processing step subsequent to that depicted by FIG. 11.
FIG. 13 is a view of the FIG. 11 wafer at a processing step subsequent to that depicted by FIG. 12.
This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8).
It has been recognized that the chemical vapor deposition of silicon nitride utilizing silicon hydride gases and ammonia occurs at different rates over the storage node electrode of a DRAM capacitor (including any thin oxide formed thereover) and doped oxides. Specifically, such deposition of silicon nitride is largely selective to the storage node (typically polysilicon), and regardless is at a considerably greater growth rate than what occurs over the BPSG or other doped oxide layers. Accordingly, as the silicon nitride layer thickness over the storage node fell to below 80 Angstroms, an apparent lesser quantity growing over the doped oxide layer resulted in a layer too thin to achieve the barrier layer effect during the subsequent re-oxidation to form the outer oxide layer of the capacitor dielectric ONO composite. Several processing solutions in accordance with the invention have been developed.
Referring to FIG. 1, a semiconductor wafer fragment or substrate is indicated generally with reference numeral 10. To aid in interpretation of the claims that follow, the term “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.
Referring to FIG. 2, a silicon dioxide layer 32 can be formed on first capacitor electrode 30, such as by exposing the substrate to ambient air to form a native oxide layer or by CVD or other deposition. Regardless, an exemplary thickness for layer 32 is 20 Angstroms and less. A silicon nitride layer will subsequently be formed, as described below. Alternately, and perhaps more preferred, would be to prevent any formation of an oxide layer 32 over the first capacitor electrode, such as by precluding the wafer from being exposed to oxidizing conditions intermediate the processing which produces the FIG. 1 construction and placement of the wafer within the deposition chamber for the silicon nitride layer deposition. Such can be accomplished by using conventional cluster equipment which precludes exposure of the wafer to oxidizing conditions when passing between different processing chambers.
Referring to FIG. 3, a silicon nitride layer 34 is formed over both doped oxide layer 26 and first capacitor electrode 30 to a thickness of no greater than 80 Angstroms over at least first capacitor electrode 30 by low pressure chemical vapor deposition (with or without plasma) at a pressure of at least 1 Torr, a temperature of less than 700° C., and using feed gases comprising a silicon hydride and ammonia. In the context of this document, “low pressure chemical vapor deposition” is intended to define any chemical vapor deposition process occurring at or below 760 Torr. Prior art processing which achieved less than adequate silicon nitride layer deposition over the doped oxide layer utilized pressures below 1 Torr and temperatures of 680° C. or greater. It has been discovered that increasing the deposition pressure to at least 1 Torr at deposition temperatures of less than 700° C. results in less selectivity of the deposition between exposed polysilicon or thin oxide formed thereover and doped oxide of layer 26. Accordingly, a suitably thick layer can be deposited to effectively preclude oxidation of oxidizable material beneath layer 26 during a subsequent oxidation of the silicon nitride layer. Layer 34 will also typically deposit to a thickness of less than 80 Angstroms over doped oxide layer 26, and still perhaps to a thickness lower than the thickness of the silicon nitride layer deposited over first capacitor electrode 30. A more preferred pressure range during the silicon nitride deposition is between 1.0 Torr and 2.5 Torr, with a preferred temperature during formation being less than or equal to 680° C. Further, silicon nitride layer formation over first capacitor electrode 30 can be to a thickness of no greater than 60 Angstroms in accordance with a desired capacitor construction.
As shown, first capacitor electrode 30 is not outwardly exposed during the formation of silicon nitride layer 34 thereover, rather being covered by oxide layer 32. Alternately and perhaps more preferred, first capacitor electrode 30 is void of layer 32 and is outwardly exposed during the formation of the silicon nitride layer 34 thereover, with the silicon nitride layer being formed on doped first capacitor electrode material 30. Also as shown and preferred, the silicon nitride layer forms on the doped oxide layer as opposed to on any intervening layer. Example and preferred deposition conditions utilize dichlorosilane and ammonia at a temperature of 640° C., and a pressure of 1.5 Torr. Ammonia flow rate to dichlorosilane flow rate is preferably at 3:1 or greater, by volume.
Referring to FIG. 4, the substrate is exposed to oxidizing conditions comprising at least 700° C. to form a silicon dioxide comprising layer 36 over silicon nitride layer 34. The thickness of silicon nitride layer 34 over doped oxide layer 26 is sufficient to shield oxidizable substrate material beneath doped oxide layer 26 (i.e., bulk substrate material 12) from oxidizing during the re-oxidation exposure. An example and preferred thickness for layer 36 is from 10 to 30 Angstroms. Example wet oxidation conditions (i.e., in the presence of steam) or dry oxidation conditions (i.e., in the presence of oxygen) include exposure at from 800° C.-950° C. in an atmospheric furnace for from 5 to 30 minutes.
Referring to FIG. 5, a second capacitor electrode layer 38 (i.e., conductively doped polysilicon) is deposited and patterned to form a second capacitor electrode over silicon dioxide layer 36 and first capacitor electrode 30. Such provides but one example method in accordance with the invention for producing an adequately thick layer of silicon nitride over BPSG layer 26 in spite of thickness of such layer at least over storage node layer 30 being less than 80 Angstroms thick.
In one alternate embodiment, silicon nitride layer 34 can comprise a combination of a first or primary and a subsequent secondary layer, or more layers. For example, an initial layer of silicon nitride could be chemical vapor deposited at a pressure of least 1 Torr and a temperature of less than 700° C. This could be followed by a subsequent secondary silicon nitride layer deposition on the first layer by low pressure chemical vapor deposition at a pressure of less than 1 Torr and a temperature of least 700° C. using feed gases comprising a silicon hydride and ammonia. The secondary layer of silicon nitride would be formed to provide a combined thickness of the silicon nitride layers of no greater than 80 Angstroms over first capacitor electrode 30.
In an alternate considered implementation, a first silicon nitride layer is formed over both the doped oxide layer and the first capacitor electrode to a thickness of no greater than 70 Angstroms over at least the first capacitor electrode by low pressure chemical vapor deposition using a first set of reactor conditions using feed gases comprising a silicon hydride and ammonia. After using the first set of conditions and depositing the first layer, a second silicon nitride layer is formed on the first to a thickness of no greater than 70 Angstroms over at least the first capacitor electrode by lower pressure chemical vapor deposition using a second set of reactor conditions using feed gases comprising a silicon hydride and ammonia. The second layer is formed to provide a combined thickness of the first and second nitride layers of no greater than 80 Angstroms over the first capacitor electrode.
A further alternate embodiment is described with reference to FIGS. 6-8. Like numerals from the first described embodiment are utilized where appropriate, with differences being indicated with the suffix “a” or with different numerals. FIG. 6 illustrates processing occurring immediately after FIG. 2 of the first described embodiment. First oxide layer 32 is shown formed over first capacitor electrode 30, although such could be and might preferably not be provided. Regardless, the substrate is exposed to rapid thermal nitridation conditions effective to grow a silicon nitride seed layer 33 over at least doped oxide layer 26 to a thickness of at least about 8 Angstroms. As shown and as preferred, layer 33 also forms over and on layer 32. If oxide layer 32 is not present and first capacitor electrode 30 is outwardly exposed during the exposing, layer 33 will also typically and preferably form over and on first capacitor electrode 30. Seed layer 33 is ideally grown to a thickness of no greater than 20 Angstroms. Example and preferred conditions utilize NH3 at from 500 Torr to 1 atmosphere, with a ramp rate of between about 50° C./sec to 150° C./sec to a temperature of between about 800° C. and 1025° C. The substrate is preferably then held at the upper temperature for a time period ranging from about 5 seconds to 60 seconds.
Referring to FIG. 7, silicon nitride layer 34 a is formed over both seed nitride layer 33 and first capacitor electrode 30 by lower pressure chemical vapor deposition using feed gases comprising silicon hydride and ammonia. Pressure can be greater than 1 Torr in accordance with the above first-described preferred embodiment, or less than 1 Torr in accordance with the prior art process which precipitated the undesired selectivity to not deposit on an exposed doped oxide layer. A combined thickness of silicon nitride layer 36 a and any seed nitride layer 33 forming over first capacitor electrode 30 is no greater than 80 Angstroms, and preferably no greater than 60 Angstroms.
Referring to FIG. 8, the substrate is exposed to oxidizing conditions comprising at least 700° C. to form a silicon dioxide layer 36 on silicon nitride layer 34 a, with the thickness of layers 33 and 34 a during such exposing conditions and exposing time being effective to prevent oxidizable substrate material beneath doped oxide layer 26 from oxidizing during such exposing. Subsequently, a second capacitor electrode layer 38 is formed over silicon dioxide layer 36 and first capacitor electrode 30.
Yet another alternate embodiment is described with reference to FIGS. 9 and 10. Like numerals from the first-described embodiment are utilized where appropriate, with differences being indicated by the suffix “b” or with different numerals. Processing of wafer fragment 10 b as illustrated in FIG. 9 occurs subsequent to the processing as shown in FIG. 2. Specifically, a silicon nitride layer 34 b is formed at least over first capacitor electrode 30 to a thickness of no greater than 80 Angstroms by low pressure chemical vapor deposition using feed gases comprising a silicon hydride and ammonia. Processing could occur as described above with respect to the first-described preferred embodiment with low pressure conditions above 1 Torr. Alternately and as shown, silicon nitride layer 34 b can be deposited at pressures below 1 Torr, potentially resulting in little or no silicon nitride layer formation over doped oxide layer 26.
Referring to FIG. 10, and after forming a silicon nitride layer 34 b, the substrate is exposed to a nitrogen containing atmosphere which is substantially void of silicon hydride at a temperature of at least about 850° C. The intent is to cause a reaction of the nitrogen containing atmosphere with silicon of oxide layer 26 effective to form a suitably thick silicon nitride layer 35 over doped oxide layer 26 effective to preclude substrate oxidation during the subsequent re-oxidation conditions. Further in the context of this embodiment, doped oxide layer 26 can have been previously exposed to rapid thermal nitridation conditions as described above effective to grow seed nitride layer over at least doped oxide layer 26 to a thickness of at least about 8 Angstroms. Example and preferred nitrogen containing atmospheres include NH3 and oxynitride compounds, such as NOx. Preferred anneal conditions in such atmosphere(s) include a temperature at from 850° C. to 950° C. at from 10 Torr to 2 atmospheres at 10 seconds to 60 seconds. Processing could subsequently proceed as described above.
Yet another alternate embodiment is described with reference to FIGS. 11-13. Like numerals from the first-described embodiment have been utilized where appropriate, with differences being indicated by the suffix “c” or with different numerals. Wafer fragment 10 c is shown at a processing step prior in time to any of the processing depicted by the alternate processes of the above-described embodiments. A doped oxide layer 26 c, such as BPSG, is formed over the substrate followed by a formation of undoped oxide layer 27 thereover. Undoped oxide layer 27 can be formed by separate dedicated processing in a separate chamber relative to the formation of 26 c. Alternately and more preferred, undoped oxide layer 27 is formed in situ with chemical vapor deposition of BPSG layer 26 c by substantially ceasing flow of boron and phosphorus doping gases at the conclusion of layer 26 c deposition. Example thicknesses for layer 26 c and 27 are from 10,000 to 20,000 Angstroms and 5,000 Angstroms, respectively. In the context of this document, “undoped” is defined as any dopant concentration below 1% by volume. BPSG is typically doped to around 4% by volume combined phosphorus and boron concentration.
Referring to FIG. 12, a portion of undoped oxide layer 27 is removed, such as by chemical-mechanical polishing, to reduce at least 50% of its initial thickness over doped oxide layer 26 c. An example removal is between 3,000 and 4,000 Angstroms of the example 5,000 Angstroms initially deposited. Such provides the illustrated planar upper surface leaving an outermost layer of undoped oxide 27 over doped oxide layer 26 c. Processing can then proceed in accordance with the prior art, or in combination with any one or more of the above-described preferred embodiments. Even in accordance with the prior art processing, an undoped oxide layer is now provided to be outwardly exposed when the preferred silicon nitride layer of less than 80 Angstroms is being chemical vapor deposited for the capacitor dielectric layer. Thus, silicon nitride layer deposition, even under the prior art conditions, will more uniformly deposit to provide a suitably thick nitride barrier layer over doped oxide layer 26 c to substantially preclude oxidation of substrate oxidizable material beneath layer 26 c during the pin hole defect curing nitride re-oxidation. The resultant construction is shown in FIG. 13.
The invention was principally motivated from problems associated with capacitor fabrication where silicon nitride layer thickness in an ONO construction fell below 80 Angstroms, with the substrate also comprising outwardly exposed boron and/or phosphorus doped silicate glass. Aspects of the invention are also believed applicable in fabrication of other electronic devices and materials, with the invention only being limited by the accompanying claims appropriately interpreted in accordance with the Doctrine of Equivalents. By way of example only, example alternate constructions include antifuses and transistor gates. For example, the invention contemplates fabrication of silicon nitride layers, such as described above, to comprise at least a portion of a dielectric layer separating two antifuse electrodes. Further, methods in accordance with the invention could also be utilized to fabricate gate dielectric layers, such as layer 18 of the FIGS. 1-13 above-described embodiments. Further, the invention contemplates processing of dielectric layers in the context of floating gate fabrication, with the subject dielectric layer forming either the typical top and/or bottom dielectric layer(s) utilized in floating gate constructions.
Further, the invention contemplates methods of forming electronic devices incorporating a high K dielectric layer construction. In the context of this document, “high K” is intended to define a dielectric layer having a dielectric constant K of at least 15. By way of example only, such materials include (Ba, Sr)TiO3, SrTiO3, (Pb, Zr)TiO3, Ta2O5, and Nb2O5. Nitride layers formed in accordance with the invention, such as described above, can form useful passivation and other purpose layers when formed on high K dielectric layers utilized in electronic devices incorporating high K dielectric layers and another conductive component, such as for example capacitors in antifuse constructions.
In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.
Claims (8)
1. A method of forming an electronic device comprising:
providing a first electrode and an oxide layer laterally proximate thereof over a substrate wherein providing the oxide layer laterally proximate the first electrode comprises providing a doped oxide layer;
forming a first nitride layer over substantially all of both the oxide layer and the first electrode to a thickness of no greater than 80 Angstroms wherein forming the first nitride layer comprises first exposing the doped oxide layer to rapid thermal nitridation conditions effective to grow a seed nitride layer over at least the doped oxide layer to a thickness of at least about 8 Angstroms;
forming a second nitride layer over the first nitride layer by low pressure chemical vapor deposition, the forming using a set of reactor conditions comprising a silicon hydride and ammonia feed gases, the second nitride layer being formed to provide, with the first nitride layer, a combined nitride layer thickness of no greater than 80 Angstroms over the first electrode wherein the forming of the second nitride layer comprising forming silicon nitride over both the seed nitride layer and the first electrode, the low pressure chemical vapor deposition comprising a pressure of less than 1 Torr, and a temperature of at least 700° C.;
exposing the substrate to oxidizing conditions comprising at least 700° C. to form a silicon dioxide layer over the first and second nitride layers, with the thickness of nitride over the oxide layer being sufficient to shield oxidizable substrate material beneath the oxide layer from oxidizing during the exposing; and
forming a second electrode over the silicon dioxide layer and the first electrode.
2. The method of claim 1 wherein the seed layer is grown to a thickness of no greater than 20 Angstroms.
3. The method of claim 1 wherein the combined thickness of the silicon nitride layer and any seed nitride layer formed over the first electrode is no greater than 60 Angstroms.
4. The method of claim 1 wherein the conditions are effective to grow the seed layer over both the electrode and doped oxide layer to respective thicknesses of at least about 8 Angstroms.
5. The method of claim 1 wherein the silicon nitride layer is formed on the doped oxide layer.
6. The method of claim 1 wherein the first electrode is outwardly exposed during the first exposing, with the seed layer forming on the first electrode.
7. The method of claim 1 wherein the first electrode is not outwardly exposed during the first exposing.
8. The method of claim 1 wherein the first electrode is covered with an oxide layer during the first exposing.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/676,429 US6436847B1 (en) | 1998-08-24 | 2000-09-29 | Methods to form electronic devices |
US10/087,557 US6620740B2 (en) | 1998-08-24 | 2002-02-28 | Methods to form electronic devices |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/138,950 US6204142B1 (en) | 1998-08-24 | 1998-08-24 | Methods to form electronic devices |
US09/676,429 US6436847B1 (en) | 1998-08-24 | 2000-09-29 | Methods to form electronic devices |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/138,950 Division US6204142B1 (en) | 1998-08-24 | 1998-08-24 | Methods to form electronic devices |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/087,557 Division US6620740B2 (en) | 1998-08-24 | 2002-02-28 | Methods to form electronic devices |
Publications (1)
Publication Number | Publication Date |
---|---|
US6436847B1 true US6436847B1 (en) | 2002-08-20 |
Family
ID=22484399
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/138,950 Expired - Lifetime US6204142B1 (en) | 1998-08-24 | 1998-08-24 | Methods to form electronic devices |
US09/539,641 Expired - Fee Related US6316308B1 (en) | 1998-08-24 | 2000-03-30 | Methods to form electronic devices |
US09/676,429 Expired - Fee Related US6436847B1 (en) | 1998-08-24 | 2000-09-29 | Methods to form electronic devices |
US09/852,449 Expired - Fee Related US6383875B1 (en) | 1998-08-24 | 2001-05-09 | Method of forming a transistor gate |
US10/087,557 Expired - Lifetime US6620740B2 (en) | 1998-08-24 | 2002-02-28 | Methods to form electronic devices |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/138,950 Expired - Lifetime US6204142B1 (en) | 1998-08-24 | 1998-08-24 | Methods to form electronic devices |
US09/539,641 Expired - Fee Related US6316308B1 (en) | 1998-08-24 | 2000-03-30 | Methods to form electronic devices |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/852,449 Expired - Fee Related US6383875B1 (en) | 1998-08-24 | 2001-05-09 | Method of forming a transistor gate |
US10/087,557 Expired - Lifetime US6620740B2 (en) | 1998-08-24 | 2002-02-28 | Methods to form electronic devices |
Country Status (1)
Country | Link |
---|---|
US (5) | US6204142B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6528364B1 (en) | 1998-08-24 | 2003-03-04 | Micron Technology, Inc. | Methods to form electronic devices and methods to form a material over a semiconductive substrate |
US6620740B2 (en) * | 1998-08-24 | 2003-09-16 | Micron Technology, Inc. | Methods to form electronic devices |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000349175A (en) * | 1999-06-03 | 2000-12-15 | Mitsubishi Electric Corp | Manufacture of semiconductor device |
US6277688B1 (en) * | 2000-06-30 | 2001-08-21 | Vanguard International Semiconductor Corporation | Method of manufacturing a DRAM capacitor with increased electrode surface area |
US6548425B2 (en) * | 2001-05-10 | 2003-04-15 | Macronix International Co. Ltd. | Method for fabricating an ONO layer of an NROM |
US6495428B1 (en) * | 2001-07-11 | 2002-12-17 | Micron Technology, Inc. | Method of making a capacitor with oxygenated metal electrodes and high dielectric constant materials |
US6746930B2 (en) * | 2001-07-11 | 2004-06-08 | Micron Technology, Inc. | Oxygen barrier for cell container process |
US6825081B2 (en) * | 2001-07-24 | 2004-11-30 | Micron Technology, Inc. | Cell nitride nucleation on insulative layers and reduced corner leakage of container capacitors |
JP2004079924A (en) * | 2002-08-22 | 2004-03-11 | Renesas Technology Corp | Semiconductor device |
KR100520681B1 (en) * | 2002-12-23 | 2005-10-11 | 주식회사 하이닉스반도체 | Method for forming floating gate in flash memory device |
JP4895803B2 (en) * | 2003-02-04 | 2012-03-14 | アプライド マテリアルズ インコーポレイテッド | Dielectric film and gate stack forming method, and dielectric film processing method |
US6916723B2 (en) * | 2003-04-25 | 2005-07-12 | Micron Technology, Inc. | Methods of forming rugged semiconductor-containing surfaces |
US6846752B2 (en) * | 2003-06-18 | 2005-01-25 | Intel Corporation | Methods and devices for the suppression of copper hillock formation |
US7274038B2 (en) * | 2003-06-30 | 2007-09-25 | Semiconductor Energy Laboratory Co., Ltd. | Silicon nitride film, a semiconductor device, a display device and a method for manufacturing a silicon nitride film |
US7300890B1 (en) | 2003-07-17 | 2007-11-27 | Midwest Research Institute | Method and apparatus for forming conformal SiNx films |
US6841846B1 (en) * | 2003-07-22 | 2005-01-11 | Actel Corporation | Antifuse structure and a method of forming an antifuse structure |
US8022465B2 (en) * | 2005-11-15 | 2011-09-20 | Macronrix International Co., Ltd. | Low hydrogen concentration charge-trapping layer structures for non-volatile memory |
CN103002932B (en) | 2010-07-15 | 2015-04-22 | 泰尔茂比司特公司 | Method for optimizing rotation time of centrige device for bio-fluids |
JP6594768B2 (en) * | 2015-12-25 | 2019-10-23 | 株式会社Kokusai Electric | Semiconductor device manufacturing method, substrate processing apparatus, program, and recording medium |
Citations (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3895976A (en) | 1971-09-27 | 1975-07-22 | Silec Semi Conducteurs | Processes for the localized and deep diffusion of gallium into silicon |
US4659413A (en) | 1984-10-24 | 1987-04-21 | Texas Instruments Incorporated | Automated single slice cassette load lock plasma reactor |
US4758528A (en) | 1980-07-08 | 1988-07-19 | International Business Machines Corporation | Self-aligned metal process for integrated circuit metallization |
US4907046A (en) | 1987-03-20 | 1990-03-06 | Hitachi Ltd. | Semiconductor device with multilayer silicon oxide silicon nitride dielectric |
US5023750A (en) | 1989-02-23 | 1991-06-11 | Mitsubishi Denki Kabushiki Kaisha | Electronic component having improved low resistance contact and manufacturing method therefor |
US5030476A (en) | 1988-07-22 | 1991-07-09 | Canon Kabushiki Kaisha | Process and apparatus for the formation of a functional deposited film on a cylindrical substrate by means of microwave plasma chemical vapor deposition |
US5371039A (en) | 1992-02-19 | 1994-12-06 | Nec Corporation | Method for fabricating capacitor having polycrystalline silicon film |
US5376593A (en) * | 1992-12-31 | 1994-12-27 | Micron Semiconductor, Inc. | Method for fabricating stacked layer Si3 N4 for low leakage high capacitance films using rapid thermal nitridation |
US5397748A (en) * | 1991-12-28 | 1995-03-14 | Nec Corporation | Method of producing semiconductor device with insulating film having at least silicon nitride film |
US5432626A (en) | 1992-03-12 | 1995-07-11 | Hitachi, Ltd. | Liquid crystal display device with shield casing connected to frame holding the display above lower casing holding light source |
US5523596A (en) * | 1990-10-05 | 1996-06-04 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having capacitor and manufacturing method therefor |
US5587614A (en) | 1995-03-01 | 1996-12-24 | Texas Instruments Incorporated | Microplanarization of rough electrodes by thin amorphous layers |
US5604658A (en) | 1994-07-15 | 1997-02-18 | Plessey Semiconductors Limited | Trimmable capacitor |
US5624865A (en) | 1995-10-13 | 1997-04-29 | Micron Technology, Inc. | High pressure reoxidation anneal of silicon nitride for reduced thermal budget silicon processing |
US5629043A (en) | 1994-12-15 | 1997-05-13 | Mitsubishi Denki Kabushiki Kaisha | Silicon nitride film formation method |
US5663087A (en) | 1993-09-21 | 1997-09-02 | Nec Corporation | Method for forming silicon nitride film having low leakage current and high break down voltage |
US5670431A (en) * | 1996-06-13 | 1997-09-23 | Taiwan Semiconductor Manufacturing Company Ltd. | Method of forming an ultra thin dielectric film for a capacitor |
US5776809A (en) | 1996-06-10 | 1998-07-07 | Micron Technology, Inc. | Method for forming a capacitor |
US5976990A (en) | 1998-01-09 | 1999-11-02 | Micron Technology, Inc. | Method for optimization of thin film deposition |
US6002202A (en) | 1996-07-19 | 1999-12-14 | The Regents Of The University Of California | Rigid thin windows for vacuum applications |
US6022751A (en) | 1996-10-24 | 2000-02-08 | Canon Kabushiki Kaisha | Production of electronic device |
US6071771A (en) * | 1995-10-12 | 2000-06-06 | Micron Technology, Inc. | Semiconductor processing method of forming a capacitor and capacitor constructions |
US6087231A (en) | 1999-08-05 | 2000-07-11 | Advanced Micro Devices, Inc. | Fabrication of dual gates of field transistors with prevention of reaction between the gate electrode and the gate dielectric with a high dielectric constant |
US6146959A (en) | 1997-08-20 | 2000-11-14 | Micron Technology, Inc. | Method of forming capacitors containing tantalum |
US6207488B1 (en) * | 1997-10-22 | 2001-03-27 | Samsung Electronics Co., Ltd. | Method for forming a tantalum oxide capacitor using two-step rapid thermal nitridation |
US6225157B1 (en) | 1998-02-27 | 2001-05-01 | Micron Technology, Inc. | Capacitor/antifuse structure having a barrier-layer electrode and improved barrier layer |
US6228737B1 (en) * | 1998-01-12 | 2001-05-08 | Oki Electric Industry Co., Ltd. | Method of manufacturing semiconductor device |
US6258690B1 (en) * | 1996-03-29 | 2001-07-10 | Nec Corporation | Method of manufacturing semiconductor device |
Family Cites Families (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4423401A (en) * | 1982-07-21 | 1983-12-27 | Tektronix, Inc. | Thin-film electrothermal device |
DE3429107C2 (en) * | 1983-08-08 | 1996-12-12 | Canon Kk | Image recorder |
US4553393A (en) * | 1983-08-26 | 1985-11-19 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Memory metal actuator |
FR2574021A1 (en) * | 1984-08-06 | 1986-06-06 | Canon Kk | LIQUID-FLOW RECORDING HEAD AND LIQUID-FLOW RECORDER HAVING THE HEAD |
JPS61106259A (en) * | 1984-10-31 | 1986-05-24 | Hitachi Ltd | Ink droplet jet discharging device |
JPS61117841A (en) * | 1984-11-14 | 1986-06-05 | Hitachi Ltd | Formation of silicon nitride film |
SE447222B (en) * | 1984-12-21 | 1986-11-03 | Swedot System Ab | ELECTROMAGNETIC MANOVERABLE VALVE DEVICE, SPECIFICALLY FOR GENERATING DROPS IN A HYDRAULIC PRINTER |
US5258774A (en) * | 1985-11-26 | 1993-11-02 | Dataproducts Corporation | Compensation for aerodynamic influences in ink jet apparatuses having ink jet chambers utilizing a plurality of orifices |
US4855567A (en) * | 1988-01-15 | 1989-08-08 | Rytec Corporation | Frost control system for high-speed horizontal folding doors |
US4947192A (en) * | 1988-03-07 | 1990-08-07 | Xerox Corporation | Monolithic silicon integrated circuit chip for a thermal ink jet printer |
DE3814150A1 (en) * | 1988-04-27 | 1989-11-09 | Draegerwerk Ag | VALVE ARRANGEMENT MADE FROM MICROSTRUCTURED COMPONENTS |
US4864824A (en) * | 1988-10-31 | 1989-09-12 | American Telephone And Telegraph Company, At&T Bell Laboratories | Thin film shape memory alloy and method for producing |
US5107276A (en) * | 1989-07-03 | 1992-04-21 | Xerox Corporation | Thermal ink jet printhead with constant operating temperature |
US5016023A (en) * | 1989-10-06 | 1991-05-14 | Hewlett-Packard Company | Large expandable array thermal ink jet pen and method of manufacturing same |
US5057854A (en) * | 1990-06-26 | 1991-10-15 | Xerox Corporation | Modular partial bars and full width array printheads fabricated from modular partial bars |
US5160945A (en) * | 1991-05-10 | 1992-11-03 | Xerox Corporation | Pagewidth thermal ink jet printhead |
US5218754A (en) * | 1991-11-08 | 1993-06-15 | Xerox Corporation | Method of manufacturing page wide thermal ink-jet heads |
US5412410A (en) * | 1993-01-04 | 1995-05-02 | Xerox Corporation | Ink jet printhead for continuous tone and text printing |
US5666141A (en) * | 1993-07-13 | 1997-09-09 | Sharp Kabushiki Kaisha | Ink jet head and a method of manufacturing thereof |
CA2132059C (en) | 1993-09-14 | 2009-05-12 | John Z. Blazevich | Serving tray with shrimp |
IT1272050B (en) * | 1993-11-10 | 1997-06-11 | Olivetti Canon Ind Spa | PARALLEL PRINTER DEVICE WITH MODULAR STRUCTURE AND RELATED CONSTRUCTION PROCEDURE. |
US5565900A (en) * | 1994-02-04 | 1996-10-15 | Hewlett-Packard Company | Unit print head assembly for ink-jet printing |
JPH0890769A (en) * | 1994-09-27 | 1996-04-09 | Sharp Corp | Gusseted diaphragm type ink-jet head |
US5719602A (en) * | 1995-01-20 | 1998-02-17 | Hewlett-Packard Company | Controlling PWA inkjet nozzle timing as a function of media speed |
AU712741B2 (en) * | 1995-04-26 | 1999-11-18 | Canon Kabushiki Kaisha | Liquid ejecting head, liquid ejecting device and liquid ejecting method |
US5952236A (en) | 1995-10-26 | 1999-09-14 | Thompson; Richard B. | Enzyme-based fluorescence biosensor for chemical analysis |
US5867183A (en) * | 1996-01-11 | 1999-02-02 | Lexmark International, Inc. | Apparatus for driving multiple ink jet printheads with a single set of drive outputs |
US5812159A (en) * | 1996-07-22 | 1998-09-22 | Eastman Kodak Company | Ink printing apparatus with improved heater |
US5896155A (en) * | 1997-02-28 | 1999-04-20 | Eastman Kodak Company | Ink transfer printing apparatus with drop volume adjustment |
AUPP653698A0 (en) * | 1998-10-16 | 1998-11-05 | Silverbrook Research Pty Ltd | Micromechanical fluid supply system (fluid08) |
US6528364B1 (en) | 1998-08-24 | 2003-03-04 | Micron Technology, Inc. | Methods to form electronic devices and methods to form a material over a semiconductive substrate |
US6204142B1 (en) * | 1998-08-24 | 2001-03-20 | Micron Technology, Inc. | Methods to form electronic devices |
-
1998
- 1998-08-24 US US09/138,950 patent/US6204142B1/en not_active Expired - Lifetime
-
2000
- 2000-03-30 US US09/539,641 patent/US6316308B1/en not_active Expired - Fee Related
- 2000-09-29 US US09/676,429 patent/US6436847B1/en not_active Expired - Fee Related
-
2001
- 2001-05-09 US US09/852,449 patent/US6383875B1/en not_active Expired - Fee Related
-
2002
- 2002-02-28 US US10/087,557 patent/US6620740B2/en not_active Expired - Lifetime
Patent Citations (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3895976A (en) | 1971-09-27 | 1975-07-22 | Silec Semi Conducteurs | Processes for the localized and deep diffusion of gallium into silicon |
US4758528A (en) | 1980-07-08 | 1988-07-19 | International Business Machines Corporation | Self-aligned metal process for integrated circuit metallization |
US4659413A (en) | 1984-10-24 | 1987-04-21 | Texas Instruments Incorporated | Automated single slice cassette load lock plasma reactor |
US4907046A (en) | 1987-03-20 | 1990-03-06 | Hitachi Ltd. | Semiconductor device with multilayer silicon oxide silicon nitride dielectric |
US5030476A (en) | 1988-07-22 | 1991-07-09 | Canon Kabushiki Kaisha | Process and apparatus for the formation of a functional deposited film on a cylindrical substrate by means of microwave plasma chemical vapor deposition |
US5023750A (en) | 1989-02-23 | 1991-06-11 | Mitsubishi Denki Kabushiki Kaisha | Electronic component having improved low resistance contact and manufacturing method therefor |
US5523596A (en) * | 1990-10-05 | 1996-06-04 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having capacitor and manufacturing method therefor |
US5397748A (en) * | 1991-12-28 | 1995-03-14 | Nec Corporation | Method of producing semiconductor device with insulating film having at least silicon nitride film |
US5371039A (en) | 1992-02-19 | 1994-12-06 | Nec Corporation | Method for fabricating capacitor having polycrystalline silicon film |
US5432626A (en) | 1992-03-12 | 1995-07-11 | Hitachi, Ltd. | Liquid crystal display device with shield casing connected to frame holding the display above lower casing holding light source |
US5376593A (en) * | 1992-12-31 | 1994-12-27 | Micron Semiconductor, Inc. | Method for fabricating stacked layer Si3 N4 for low leakage high capacitance films using rapid thermal nitridation |
US5663087A (en) | 1993-09-21 | 1997-09-02 | Nec Corporation | Method for forming silicon nitride film having low leakage current and high break down voltage |
US5604658A (en) | 1994-07-15 | 1997-02-18 | Plessey Semiconductors Limited | Trimmable capacitor |
US5629043A (en) | 1994-12-15 | 1997-05-13 | Mitsubishi Denki Kabushiki Kaisha | Silicon nitride film formation method |
US5587614A (en) | 1995-03-01 | 1996-12-24 | Texas Instruments Incorporated | Microplanarization of rough electrodes by thin amorphous layers |
US6071771A (en) * | 1995-10-12 | 2000-06-06 | Micron Technology, Inc. | Semiconductor processing method of forming a capacitor and capacitor constructions |
US5624865A (en) | 1995-10-13 | 1997-04-29 | Micron Technology, Inc. | High pressure reoxidation anneal of silicon nitride for reduced thermal budget silicon processing |
US6258690B1 (en) * | 1996-03-29 | 2001-07-10 | Nec Corporation | Method of manufacturing semiconductor device |
US5776809A (en) | 1996-06-10 | 1998-07-07 | Micron Technology, Inc. | Method for forming a capacitor |
US5670431A (en) * | 1996-06-13 | 1997-09-23 | Taiwan Semiconductor Manufacturing Company Ltd. | Method of forming an ultra thin dielectric film for a capacitor |
US6002202A (en) | 1996-07-19 | 1999-12-14 | The Regents Of The University Of California | Rigid thin windows for vacuum applications |
US6022751A (en) | 1996-10-24 | 2000-02-08 | Canon Kabushiki Kaisha | Production of electronic device |
US6146959A (en) | 1997-08-20 | 2000-11-14 | Micron Technology, Inc. | Method of forming capacitors containing tantalum |
US6207488B1 (en) * | 1997-10-22 | 2001-03-27 | Samsung Electronics Co., Ltd. | Method for forming a tantalum oxide capacitor using two-step rapid thermal nitridation |
US5976990A (en) | 1998-01-09 | 1999-11-02 | Micron Technology, Inc. | Method for optimization of thin film deposition |
US6228737B1 (en) * | 1998-01-12 | 2001-05-08 | Oki Electric Industry Co., Ltd. | Method of manufacturing semiconductor device |
US6225157B1 (en) | 1998-02-27 | 2001-05-01 | Micron Technology, Inc. | Capacitor/antifuse structure having a barrier-layer electrode and improved barrier layer |
US6087231A (en) | 1999-08-05 | 2000-07-11 | Advanced Micro Devices, Inc. | Fabrication of dual gates of field transistors with prevention of reaction between the gate electrode and the gate dielectric with a high dielectric constant |
Non-Patent Citations (4)
Title |
---|
DeBoer, S.J. et al., "Thin Nitride Films: Pushing the Limits Using Rapid Thermal Processing," Mat. Res. Soc. Symp. Proc., Materials Research Society, vol. 429, pp. 225-231, (1996). |
Thakur, R.P.S., et al., "Rapid Thermal Processing-Manufacturing Perspective," Mat. Res. Soc. Symp. Proc., Materials Research Society, vol. 387, pp. 187-194, (1995). |
Thakur, R.P.S., et al., "Rapid Thermal Processing—Manufacturing Perspective," Mat. Res. Soc. Symp. Proc., Materials Research Society, vol. 387, pp. 187-194, (1995). |
Yongjoo Jeon et al., Effect of Barrier Layer on the Electrical and Reliability Characteristics of High-k Gate Dielectric films, 1998, 29.6.1-29.6.4. |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6528364B1 (en) | 1998-08-24 | 2003-03-04 | Micron Technology, Inc. | Methods to form electronic devices and methods to form a material over a semiconductive substrate |
US20030113968A1 (en) * | 1998-08-24 | 2003-06-19 | Thakur Randhir P.S. | Methods to form electronic devices and methods to form a material over a semiconductive substrate |
US6620740B2 (en) * | 1998-08-24 | 2003-09-16 | Micron Technology, Inc. | Methods to form electronic devices |
US20060166431A1 (en) * | 1998-08-24 | 2006-07-27 | Thakur Randhir P | Methods to form electronic devices and methods to form a material over a semiconductive substrate |
US7217614B2 (en) | 1998-08-24 | 2007-05-15 | Micron Technology, Inc. | Methods to form electronic devices and methods to form a material over a semiconductive substrate |
Also Published As
Publication number | Publication date |
---|---|
US20010034096A1 (en) | 2001-10-25 |
US6204142B1 (en) | 2001-03-20 |
US6620740B2 (en) | 2003-09-16 |
US6316308B1 (en) | 2001-11-13 |
US6383875B1 (en) | 2002-05-07 |
US20020137363A1 (en) | 2002-09-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6436847B1 (en) | Methods to form electronic devices | |
US5786248A (en) | Semiconductor processing method of forming a tantalum oxide containing capacitor | |
JP2915825B2 (en) | Semiconductor memory storage device of storage capacitor structure (STC structure) using vapor phase growth method of titanium nitride (TiN) on hemispherical particle silicon and method of manufacturing the same | |
US6271558B1 (en) | Capacitors and capacitor construction | |
US6198124B1 (en) | Method of forming a Ta2O5 dielectric layer, method of forming a capacitor having a Ta2O5 dielectric layer, and capacitor construction | |
US5612558A (en) | Hemispherical grained silicon on refractory metal nitride | |
KR100246277B1 (en) | Capacitor incorporated in semiconductor device and method for forming the same | |
US7129128B2 (en) | Method of improved high K dielectric-polysilicon interface for CMOS devices | |
US6593183B1 (en) | Semiconductor processing method using a barrier layer | |
US20060166431A1 (en) | Methods to form electronic devices and methods to form a material over a semiconductive substrate | |
US5670431A (en) | Method of forming an ultra thin dielectric film for a capacitor | |
US7691743B2 (en) | Semiconductor device having a capacitance element and method of manufacturing the same | |
US5208479A (en) | Method of increasing capacitance of polycrystalline silicon devices by surface roughening and polycrystalline silicon devices | |
US6699745B1 (en) | Capacitor and memory structure and method | |
US20030022436A1 (en) | Cell nitride nucleation on insulative layers and reduced corner leakage of container capacitors | |
US6197653B1 (en) | Capacitor and memory structure and method | |
US6221730B1 (en) | Fabrication method of semiconductor device with HSG configuration | |
US6090679A (en) | Method for forming a crown capacitor | |
JP3800294B2 (en) | Semiconductor device and manufacturing method thereof | |
US6143605A (en) | Method for making a DRAM capacitor using a double layer of insitu doped polysilicon and undoped amorphous polysilicon with HSG polysilicon | |
US20040166627A1 (en) | Methods for forming a capacitor on an integrated circuit device at reduced temperatures | |
JPH11163282A (en) | Manufacture of semiconductor device | |
JP3439381B2 (en) | Method for manufacturing semiconductor device | |
KR960010001B1 (en) | Semiconductor memory device fabrication process | |
JP2554398B2 (en) | Method for manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140820 |