US5854088A - Method of manufacturing a surface-emitting laser - Google Patents

Method of manufacturing a surface-emitting laser Download PDF

Info

Publication number
US5854088A
US5854088A US08/885,843 US88584397A US5854088A US 5854088 A US5854088 A US 5854088A US 88584397 A US88584397 A US 88584397A US 5854088 A US5854088 A US 5854088A
Authority
US
United States
Prior art keywords
layer
undercut
etching
mesa
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/885,843
Inventor
Antonina Plais
Paul Salet
Joel Jacquet
Francis Poingt
Estelle Derouin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
II VI Laser Enterprise GmbH
Original Assignee
Alcatel Alsthom Compagnie Generale dElectricite
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Assigned to ALCATEL ALSTHOM COMPAGNIE GENERALE D'ELECTRICITE reassignment ALCATEL ALSTHOM COMPAGNIE GENERALE D'ELECTRICITE ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: DEROUIN, ESTELLE, JACQUET, JOEL, PLAIS, ANTONINA, POINGT, FRANCIS, SALET, PAUL
Application filed by Alcatel Alsthom Compagnie Generale dElectricite filed Critical Alcatel Alsthom Compagnie Generale dElectricite
Application granted granted Critical
Publication of US5854088A publication Critical patent/US5854088A/en
Assigned to ALCATEL reassignment ALCATEL CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: ALCATEL ALSTHOM COMPAGNIE GENERALE D'ELECTRICITE
Assigned to AVANEX CORPORATION reassignment AVANEX CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ALCATEL
Assigned to HBK INVESTMENTS L.P. reassignment HBK INVESTMENTS L.P. SECURITY AGREEMENT Assignors: AVANEX CORPORATION
Assigned to AVANEX CORPORATION reassignment AVANEX CORPORATION RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: HBK INVESTMENTS, L.P.
Assigned to WELLS FARGO CAPITAL FINANCE, INC., AS AGENT reassignment WELLS FARGO CAPITAL FINANCE, INC., AS AGENT PATENT SECURITY AGREEMENT Assignors: Oclaro (North America), Inc.
Assigned to Oclaro (North America), Inc. reassignment Oclaro (North America), Inc. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: AVANEX CORPORATION
Assigned to OCLARO SWITZERLAND GMBH reassignment OCLARO SWITZERLAND GMBH ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AVALON PHOTONICS AG, Oclaro (North America), Inc., OCLARO PHOTONICS, INC., OCLARO TECHNOLOGY LIMITED, OCLARO TECHNOLOGY, INC., OCLARO, INC.
Assigned to II-VI LASER ENTERPRISE GMBH reassignment II-VI LASER ENTERPRISE GMBH CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: OCLARO SWITZERLAND GMBH
Assigned to OCLARO, INC., OCLARO TECHNOLOTY LIMITED reassignment OCLARO, INC. RELEASE OF SECURITY INTEREST Assignors: WELLS FARGO CAPITAL FINANCE, LLC
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/10Construction or shape of the optical resonator, e.g. extended or external cavity, coupled cavities, bent-guide, varying width, thickness or composition of the active region
    • H01S5/18Surface-emitting [SE] lasers, e.g. having both horizontal and vertical cavities
    • H01S5/183Surface-emitting [SE] lasers, e.g. having both horizontal and vertical cavities having only vertical cavities, e.g. vertical cavity surface-emitting lasers [VCSEL]
    • H01S5/18341Intra-cavity contacts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/02Structural details or components not essential to laser action
    • H01S5/0206Substrates, e.g. growth, shape, material, removal or bonding
    • H01S5/0207Substrates having a special shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/10Construction or shape of the optical resonator, e.g. extended or external cavity, coupled cavities, bent-guide, varying width, thickness or composition of the active region
    • H01S5/18Surface-emitting [SE] lasers, e.g. having both horizontal and vertical cavities
    • H01S5/183Surface-emitting [SE] lasers, e.g. having both horizontal and vertical cavities having only vertical cavities, e.g. vertical cavity surface-emitting lasers [VCSEL]
    • H01S5/18308Surface-emitting [SE] lasers, e.g. having both horizontal and vertical cavities having only vertical cavities, e.g. vertical cavity surface-emitting lasers [VCSEL] having a special structure for lateral current or light confinement
    • H01S5/18316Airgap confined
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/10Construction or shape of the optical resonator, e.g. extended or external cavity, coupled cavities, bent-guide, varying width, thickness or composition of the active region
    • H01S5/18Surface-emitting [SE] lasers, e.g. having both horizontal and vertical cavities
    • H01S5/183Surface-emitting [SE] lasers, e.g. having both horizontal and vertical cavities having only vertical cavities, e.g. vertical cavity surface-emitting lasers [VCSEL]
    • H01S5/18308Surface-emitting [SE] lasers, e.g. having both horizontal and vertical cavities having only vertical cavities, e.g. vertical cavity surface-emitting lasers [VCSEL] having a special structure for lateral current or light confinement
    • H01S5/18338Non-circular shape of the structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/20Structure or shape of the semiconductor body to guide the optical wave ; Confining structures perpendicular to the optical axis, e.g. index or gain guiding, stripe geometry, broad area lasers, gain tailoring, transverse or lateral reflectors, special cladding structures, MQW barrier reflection layers
    • H01S5/2054Methods of obtaining the confinement
    • H01S5/2081Methods of obtaining the confinement using special etching techniques
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/20Structure or shape of the semiconductor body to guide the optical wave ; Confining structures perpendicular to the optical axis, e.g. index or gain guiding, stripe geometry, broad area lasers, gain tailoring, transverse or lateral reflectors, special cladding structures, MQW barrier reflection layers
    • H01S5/2054Methods of obtaining the confinement
    • H01S5/2081Methods of obtaining the confinement using special etching techniques
    • H01S5/209Methods of obtaining the confinement using special etching techniques special etch stop layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/30Structure or shape of the active region; Materials used for the active region
    • H01S5/32Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures
    • H01S5/3202Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures grown on specifically orientated substrates, or using orientation dependent growth

Definitions

  • the invention concerns vertical cavity surface-emitting lasers (VCSEL).
  • VCSEL vertical cavity surface-emitting lasers
  • These lasers are implemented on a substrate of a III-V type semiconductor alloy such as gallium arsenide GaAs or indium phosphide InP.
  • the component is essentially a resonant cavity delimited by two opposed dielectric or semiconductor mirrors.
  • the resonant cavity is formed of a p-doped InP layer, an undoped GaInAsP quaternary active layer and an n-doped InP layer.
  • the current is injected by means of two electrodes disposed one on each side of the resonant cavity. If the mirror is made of a dielectric material at least one of the electrodes is necessarily placed alongside or more usually around that mirror.
  • a structure of this kind is dependent on sufficient optical and electrical confinement of the active layer.
  • a structure can be chosen in which the active layer is buried in a medium having a lower refractive index. If the active layer is also buried in a p-doped medium at the boundary of the n medium, electrical confinement due to the threshold voltage of the p-n junction surrounding the active layer is also obtained.
  • This article proposes the provision of a blocking junction bearing on the buried active layer all around its perimeter. This solution does improve electrical confinement. Efficiency is not optimal, however. Measurements and simulations on a structure of this kind show that the current density in the active layer is not uniform. To be more precise, the current density is higher (in a ratio in the order of 4:1) at the periphery of the active layer than at its center. As a result the laser effect can be obtained only in an annular mode since the carrier density at the center is below that required to reach the laser threshold.
  • An aim of the invention is to avoid the disadvantages of the preceding solutions by proposing a method that is easy to implement and that can be used regardless of the composition of the substrate.
  • the invention consists in a method of fabricating a surface-emitting semiconductor laser component comprising a vertical resonant cavity formed on a substrate of III-V elements, said cavity containing an electrical current injection layer provided with a horizontal electrical confinement layer disposed between a horizontal active layer and a mirror defining said cavity, the formation of said current injection layer comprising the following steps:
  • the confinement layer is therefore in the form of a diaphragm, the effect of which is to concentrate the lines of current passing through the active layer in a delimited area vertically aligned with the top mirror.
  • the proposed method has the advantage of avoiding all problems with the flatness of the semiconductor layers between the diaphragm and the mirror.
  • the fact that the electrical confinement layer is made by lateral etching provides total electrical insulation all around the diaphragm.
  • this is greatly facilitated by having the natural walls of the mesa in the form of four vertical planes oriented at approximately 45° to the cleavage planes of the substrate.
  • the lateral walls of the mesa have the same dimensions, which enhances the precision of the etching.
  • a contact layer below the mirror and providing an interface with the electrode surrounding the mirror is generally provided in surface-emitting lasers.
  • the composition of this contact layer often has etching properties similar to those of the undercut layer.
  • the process of forming the mesa advantageously comprises:
  • the deposition of the protection layer is preceded by light lateral etching of the contact layer. This improves the fixing of the protection layer to the vertical walls of the mesa.
  • FIGS. 1 through 9 show the principal steps of fabrication of the laser of the invention.
  • FIG. 10 is a cross-sectional view of the laser obtained by the method of the invention.
  • FIG. 11 is a top view showing the shape of the confinement layer.
  • the fabrication steps to be described are given for the particular case of an InP substrate.
  • the method can be applied to any other substrate of III-V elements such as gallium arsenide GaAs, however.
  • a n-doped indium phosphide substrate 1 an etch-stop layer b, a layer 2 with the same composition as the substrate, an active layer CA of an undoped InGaAsP quaternary alloy the composition of which defines the characteristic wavelength of the active layer, a p-doped indium phosphide layer 3, an undercut layer a, a p-doped indium phosphide layer 4, a contact layer c of a strongly p-doped InGaAs quaternary alloy or InGaAsP quaternary alloy, and, finally, a metallic layer k made up of an alloy of gold and platinum, for example.
  • the layers 3, a, 4, c constitute a current injection layer IC designed to conduct the electrical current from the top electrode surrounding a corresponding mirror.
  • the undercut layer a is an InGaAsP quaternary alloy the composition of which assures a characteristic wavelength shorter than that of the active layer CA.
  • a composition is also chosen that confers upon this layer etch properties different than those of the neighboring layers 3 and 4.
  • the metallic layer k is then etched to form an opening 6 defining the location and the shape of the top mirror. All of the component is then covered by a protection layer 5.
  • the layer 5 is silica SiO 2 or silicon nitride Si 3 N 4 , for example.
  • the layer 5 is etched, for example by reactive ion etching (RIE), through a resin mask to commence the formation of a mesa m. Ionic machining of the metal layer k increases the height of the mesa as far as the contact layer c. The result is shown in FIG. 4.
  • RIE reactive ion etching
  • the contact layer c and part of the layer 4 are etched by RIE to expose the sides of the layer c. Light undercutting of the contact layer c by wet etching is then carried out to form an anchor area 7 (see FIG. 5).
  • the wafer is covered with a new protection layer 8 formed by an isotropic deposit of a protection material such as silica. This can be deposited by the plasma enhanced chemical vapor deposition (PECVD) process.
  • PECVD plasma enhanced chemical vapor deposition
  • the protection material is then etched anisotropically to eliminate the layer 8 from the horizontal surfaces of the wafer without removing it from the vertical walls 9 of the mesa m.
  • the reactive ion etching (RIE) process is used, for example.
  • Non-selective RIE of the wafer using the silica covering mesa m as a mask then exposes the lateral extremities of the undercut layer a vertically aligned with the vertical walls 9.
  • the effect of the anchor area 7 is to strengthen the adhesion of the silica layer 8 covering the wall 9.
  • Controlled selective etching of the undercut layer then forms the current confinement layer consisting of a diaphragm a2 and its etched periphery a1, as shown in FIG. 8. This controlled etching can be wet etching using a 3H 2 SO 4 /H 2 O 2 /H 2 O solution.
  • the final form of the component is shown in cross-section in FIG. 10. It is obtained after depositing a passivating layer 10 of silicon nitride, for example, acting as an electrical insulator.
  • the top mirror MS is then deposited and the whole covered with a conductive coating 11 in the form of a thin (0.2 ⁇ m) layer of gold, for example, onto which a solder diffusion barrier consisting of a mixture of titanium, tungsten and gold is deposited.
  • the bottom part of the substrate is then etched down to the etch stop layer b, the bottom mirror MI is formed and the bottom electrode k' is added.
  • FIG. 11 shows a top view of the confinement layer in relation to the crystal planes of the substrate.
  • the horizontal face of the substrate is oriented in the (001) crystal plane.
  • Orienting the vertical walls of the mesa in the (100) and (010) directions therefore defines planes oriented at 45° to the cleavage planes of the substrate and these planes have identical etching properties.
  • the confinement layer shown is a square diaphragm a2 surrounded by the undercut part a1 which is also delimited by a square.
  • the resin mask defining the mesa (FIG. 3) also to be square. This implies that the vertical walls of the mesa are identical.
  • the following dimensional data is given by way of illustration only:
  • etch stop layer b 0.1 ⁇ m
  • opening area 6 6 ⁇ m-10 ⁇ m
  • characteristic wavelength of active layer 1.3 ⁇ m or 1.5 ⁇ m
  • the invention is not limited to the single embodiment that has just been described.
  • the metallic layer k can be deposited towards the end of the process by using a so-called "lift” technique to uncover the mirror area facing the diaphragm.

Abstract

In a method of fabricating a surface-emitting laser, to assure good electrical confinement and good flatness of the mirrors defining the resonant cavity of the laser an electrical confinement layer is formed by carrying out the following steps:
forming an undercut layer,
at least one growth step on the undercut layer,
forming a mesa defining the shape and the location of the top mirror and exposing the undercut layer on its vertical walls, and
controlled lateral etching of the undercut layer. Applications include the fabrication of a semiconductor laser on a III-V (e.g. InP or GaAs) substrate.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention concerns vertical cavity surface-emitting lasers (VCSEL).
2. Description of the Prior Art
These lasers are implemented on a substrate of a III-V type semiconductor alloy such as gallium arsenide GaAs or indium phosphide InP.
Unlike conventional semiconductor lasers, in VCSEL the light is emitted perpendicularly to the surface of the active layer and in the same direction as that in which the electrical current sustaining the laser effect is injected. In the case of an InP substrate, the component is essentially a resonant cavity delimited by two opposed dielectric or semiconductor mirrors. The resonant cavity is formed of a p-doped InP layer, an undoped GaInAsP quaternary active layer and an n-doped InP layer. The current is injected by means of two electrodes disposed one on each side of the resonant cavity. If the mirror is made of a dielectric material at least one of the electrodes is necessarily placed alongside or more usually around that mirror.
The efficiency of a structure of this kind is dependent on sufficient optical and electrical confinement of the active layer. To this end, a structure can be chosen in which the active layer is buried in a medium having a lower refractive index. If the active layer is also buried in a p-doped medium at the boundary of the n medium, electrical confinement due to the threshold voltage of the p-n junction surrounding the active layer is also obtained.
To obtain high-power lasers emitting continuously and operating at room temperature it is necessary to reinforce the electrical confinement in order to improve efficiency and to reduce heating of the component. One solution to this problem is proposed in the article "Continuous Wave GaInAsP/InP Surface-Emitting Lasers with a Thermally Conductive MgO/Si Mirror", Toshihiko BABA et al, Japanese Journal of Applied Physics, Vol. 33 (1994), Part 1, N° 4A, Apr. 1994, pages 1905-1909.
This article proposes the provision of a blocking junction bearing on the buried active layer all around its perimeter. This solution does improve electrical confinement. Efficiency is not optimal, however. Measurements and simulations on a structure of this kind show that the current density in the active layer is not uniform. To be more precise, the current density is higher (in a ratio in the order of 4:1) at the periphery of the active layer than at its center. As a result the laser effect can be obtained only in an annular mode since the carrier density at the center is below that required to reach the laser threshold.
Another solution is described in the article "Ultralow threshold current vertical-cavity surfaceemitting lasers obtained with selective oxidation", G. M. Yang et al, ELECTRONICS LETTERS, 25 May 1995, Vol. 31, N° 11, pages 886-888. The proposed structure includes an active layer that is not buried and on top of which is placed a current confinement layer. This layer is a continuous layer of aluminum arsenide which is subjected to controlled lateral oxidation to leave a current opening under the top mirror. This solution assures good flatness of the surface receiving the mirror but requires delicate control of the lateral oxidation step. Moreover, it is then necessary to deposit a silicon nitride protective layer to prevent oxidation of the aluminum arsenide layer.
An aim of the invention is to avoid the disadvantages of the preceding solutions by proposing a method that is easy to implement and that can be used regardless of the composition of the substrate.
SUMMARY OF THE INVENTION
To be more precise, the invention consists in a method of fabricating a surface-emitting semiconductor laser component comprising a vertical resonant cavity formed on a substrate of III-V elements, said cavity containing an electrical current injection layer provided with a horizontal electrical confinement layer disposed between a horizontal active layer and a mirror defining said cavity, the formation of said current injection layer comprising the following steps:
growing on top of said active layer an undercut layer transparent at the intended operating wavelength of said component,
at least one step of growing doped III-V elements on said undercut layer,
forming a mesa centered relative to the intended location of said mirror and the lateral walls of which expose said undercut layer, and
controlled lateral etching of said undercut layer to form said electrical confinement layer.
The confinement layer is therefore in the form of a diaphragm, the effect of which is to concentrate the lines of current passing through the active layer in a delimited area vertically aligned with the top mirror. The proposed method has the advantage of avoiding all problems with the flatness of the semiconductor layers between the diaphragm and the mirror. Moreover, the fact that the electrical confinement layer is made by lateral etching provides total electrical insulation all around the diaphragm.
In one preferred embodiment of the invention this is greatly facilitated by having the natural walls of the mesa in the form of four vertical planes oriented at approximately 45° to the cleavage planes of the substrate.
Unlike the other crystal planes of III-V alloys, those oriented at 45° to the cleavage planes have identical etching properties. As a result the undercut layer is etched faster and its depth is the same in all four directions, which results in increased precision as to the shape and the dimensions of the confinement diagram.
In one particular embodiment the lateral walls of the mesa have the same dimensions, which enhances the precision of the etching.
A contact layer below the mirror and providing an interface with the electrode surrounding the mirror is generally provided in surface-emitting lasers. Given the types of substrate used and allowing for the required optical and electrical properties, the composition of this contact layer often has etching properties similar to those of the undercut layer. In this case, and to avoid having to form the contact layer after the confinement layer, the process of forming the mesa advantageously comprises:
a first etching step that does not etch said undercut layer but exposes said contact layer,
depositing onto said contact layer a protection layer having etching properties different than those of said undercut layer, and
at least one second etching step to expose said undercut layer.
In accordance with a supplementary aspect of the invention, the deposition of the protection layer is preceded by light lateral etching of the contact layer. This improves the fixing of the protection layer to the vertical walls of the mesa.
Other aspects and advantages of the invention will emerge from the remainder of the description, which is given with reference to the drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. 1 through 9 show the principal steps of fabrication of the laser of the invention.
FIG. 10 is a cross-sectional view of the laser obtained by the method of the invention.
FIG. 11 is a top view showing the shape of the confinement layer.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
The fabrication steps to be described are given for the particular case of an InP substrate. The method can be applied to any other substrate of III-V elements such as gallium arsenide GaAs, however.
As shown in FIG. 1, there are deposited successively onto a n-doped indium phosphide substrate 1 an etch-stop layer b, a layer 2 with the same composition as the substrate, an active layer CA of an undoped InGaAsP quaternary alloy the composition of which defines the characteristic wavelength of the active layer, a p-doped indium phosphide layer 3, an undercut layer a, a p-doped indium phosphide layer 4, a contact layer c of a strongly p-doped InGaAs quaternary alloy or InGaAsP quaternary alloy, and, finally, a metallic layer k made up of an alloy of gold and platinum, for example.
The layers 3, a, 4, c constitute a current injection layer IC designed to conduct the electrical current from the top electrode surrounding a corresponding mirror.
The undercut layer a is an InGaAsP quaternary alloy the composition of which assures a characteristic wavelength shorter than that of the active layer CA. A composition is also chosen that confers upon this layer etch properties different than those of the neighboring layers 3 and 4.
As shown in FIG. 2, the metallic layer k is then etched to form an opening 6 defining the location and the shape of the top mirror. All of the component is then covered by a protection layer 5. The layer 5 is silica SiO2 or silicon nitride Si3 N4, for example.
As shown in FIG. 3, the layer 5 is etched, for example by reactive ion etching (RIE), through a resin mask to commence the formation of a mesa m. Ionic machining of the metal layer k increases the height of the mesa as far as the contact layer c. The result is shown in FIG. 4.
After removing the resin mask, the contact layer c and part of the layer 4 are etched by RIE to expose the sides of the layer c. Light undercutting of the contact layer c by wet etching is then carried out to form an anchor area 7 (see FIG. 5).
As shown in FIG. 6, the wafer is covered with a new protection layer 8 formed by an isotropic deposit of a protection material such as silica. This can be deposited by the plasma enhanced chemical vapor deposition (PECVD) process.
As shown in FIG. 7, the protection material is then etched anisotropically to eliminate the layer 8 from the horizontal surfaces of the wafer without removing it from the vertical walls 9 of the mesa m. The reactive ion etching (RIE) process is used, for example.
Non-selective RIE of the wafer using the silica covering mesa m as a mask then exposes the lateral extremities of the undercut layer a vertically aligned with the vertical walls 9. The effect of the anchor area 7 is to strengthen the adhesion of the silica layer 8 covering the wall 9. Controlled selective etching of the undercut layer then forms the current confinement layer consisting of a diaphragm a2 and its etched periphery a1, as shown in FIG. 8. This controlled etching can be wet etching using a 3H2 SO4 /H2 O2 /H2 O solution.
The silica remaining on the mesa is then eliminated (FIG. 9).
The final form of the component is shown in cross-section in FIG. 10. It is obtained after depositing a passivating layer 10 of silicon nitride, for example, acting as an electrical insulator. The top mirror MS is then deposited and the whole covered with a conductive coating 11 in the form of a thin (0.2 μm) layer of gold, for example, onto which a solder diffusion barrier consisting of a mixture of titanium, tungsten and gold is deposited. To complete the fabrication process the bottom part of the substrate is then etched down to the etch stop layer b, the bottom mirror MI is formed and the bottom electrode k' is added.
As previously indicated, the choice of the orientation planes of the vertical walls of the mesa m is important in respect of the etching of the undercut layer a. FIG. 11 shows a top view of the confinement layer in relation to the crystal planes of the substrate. In accordance with one of the standard conventions, the horizontal face of the substrate is oriented in the (001) crystal plane. Orienting the vertical walls of the mesa in the (100) and (010) directions therefore defines planes oriented at 45° to the cleavage planes of the substrate and these planes have identical etching properties.
The confinement layer shown is a square diaphragm a2 surrounded by the undercut part a1 which is also delimited by a square. To obtain this structure it is sufficient for the resin mask defining the mesa (FIG. 3) also to be square. This implies that the vertical walls of the mesa are identical. The following dimensional data is given by way of illustration only:
thickness of active layer CA: 0.7 μm
thickness of undercut layer a: 0.1 μm
thickness of etch stop layer b: 0.1 μm
thickness of contact layer c: 0.2 μm
thickness of current injection layer CI: 3 μm
thickness of metallic layer k: 0.2 μm
width of mesa m: 12 μm-20 μm
width of opening area 6: 6 μm-10 μm
characteristic wavelength of active layer: 1.3 μm or 1.5 μm
characteristic wavelength of undercut layer a: 1.18 μm
Of course, the invention is not limited to the single embodiment that has just been described. In particular, the metallic layer k can be deposited towards the end of the process by using a so-called "lift" technique to uncover the mirror area facing the diaphragm.

Claims (8)

There is claimed:
1. A method of fabricating a surface-emitting semiconductor laser component having an operating wavelength and comprising a vertical resonant cavity formed on a substrate of III-V elements, said cavity containing an electrical current injection layer provided with a horizontal electrical confinement layer disposed between a horizontal active layer and a mirror defining said cavity, the formation of said current injection layer comprising the following steps:
growing over said active layer an undercut layer transparent at the operating wavelength of said component,
at least one step of growing doped III-V elements on said undercut layer,
forming a mesa centered relative to a location for said mirror such that lateral walls of said mesa are located over said undercut layer, and
laterally etching said undercut layer to form said electrical confinement layer.
2. The method claimed in claim 1 wherein said lateral walls of said mesa are in the form of four vertical planes oriented at approximately 45° to cleavage planes of said substrate.
3. The method claimed in claim 2 wherein said lateral walls have the same dimensions as one another.
4. The method claimed in claim 1, wherein said current injection layer includes a contact layer which has etching properties similar to those of said undercut layer, said contact layer being placed over said undercut layer, and said step of forming said mesa comprises:
a first etching step that does not etch said undercut layer but exposes said contact layer,
depositing onto said contact layer a protection layer having etching properties different than those of said undercut layer, and
at least one second etching step to expose said undercut layer.
5. The method claimed in claim 4 wherein said step of depositing said protection layer is preceded by lateral etching of said contact layer.
6. The method claimed in claim 4 wherein said step of depositing said protection layer includes isotropic deposition of a protection material layer over the entire surface of said component followed by anisotropic etching to eliminate said protection material layer from horizontal faces of said component.
7. The method claimed in claim 4 wherein said protection layer is silica.
8. The method claimed in claim 1 wherein said substrate is indium phosphide and said undercut layer is a quaternary compound of phosphorus, indium, gallium and arsenic.
US08/885,843 1996-07-04 1997-06-30 Method of manufacturing a surface-emitting laser Expired - Lifetime US5854088A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9608338A FR2750804B1 (en) 1996-07-04 1996-07-04 METHOD FOR MANUFACTURING A SURFACE EMITTED LASER
FR9608338 1996-07-04

Publications (1)

Publication Number Publication Date
US5854088A true US5854088A (en) 1998-12-29

Family

ID=9493711

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/885,843 Expired - Lifetime US5854088A (en) 1996-07-04 1997-06-30 Method of manufacturing a surface-emitting laser

Country Status (5)

Country Link
US (1) US5854088A (en)
EP (1) EP0817337B1 (en)
JP (1) JP3225211B2 (en)
DE (1) DE69723923T2 (en)
FR (1) FR2750804B1 (en)

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1168460A2 (en) * 2000-06-30 2002-01-02 Kabushiki Kaisha Toshiba Light emitting element, method of manufacturing the same, and semiconductor device having light emitting element
US20030047741A1 (en) * 2001-09-07 2003-03-13 Toshio Hata Nitride semiconductor light emitting device and manufacturing method thereof
US20040046179A1 (en) * 2001-03-09 2004-03-11 Johannes Baur Radiation-emitting semiconductor component and method for producing the semiconductor component
US20090153043A1 (en) * 2007-12-18 2009-06-18 Seiko Epson Corporation Organic electroluminescent device, method for producing organic electroluminescent device, and electronic apparatus
US20100308300A1 (en) * 2009-06-08 2010-12-09 Siphoton, Inc. Integrated circuit light emission device, module and fabrication process
US20110108800A1 (en) * 2008-06-24 2011-05-12 Pan Shaoher X Silicon based solid state lighting
US20110114917A1 (en) * 2008-07-21 2011-05-19 Pan Shaoher X Light emitting device
US20110177636A1 (en) * 2010-01-21 2011-07-21 Pan Shaoher X Manufacturing process for solid state lighting device on a conductive substrate
US20110175055A1 (en) * 2010-01-21 2011-07-21 Pan Shaoher X Solid state lighting device on a conductive substrate
US20120213243A1 (en) * 2004-10-01 2012-08-23 Finisar Corporation Vertical cavity surface emitting laser with undoped top mirror
US8304794B2 (en) 2007-06-12 2012-11-06 Siphoton Inc. Light emitting device
US8624292B2 (en) 2011-02-14 2014-01-07 Siphoton Inc. Non-polar semiconductor light emission devices
US8722441B2 (en) 2010-01-21 2014-05-13 Siphoton Inc. Manufacturing process for solid state lighting device on a conductive substrate

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5343487A (en) * 1992-10-01 1994-08-30 Optical Concepts, Inc. Electrical pumping scheme for vertical-cavity surface-emitting lasers
US5416044A (en) * 1993-03-12 1995-05-16 Matsushita Electric Industrial Co., Ltd. Method for producing a surface-emitting laser

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0758408A (en) * 1993-08-17 1995-03-03 Furukawa Electric Co Ltd:The Manufacture of surface emitting semiconductor laser element

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5343487A (en) * 1992-10-01 1994-08-30 Optical Concepts, Inc. Electrical pumping scheme for vertical-cavity surface-emitting lasers
US5416044A (en) * 1993-03-12 1995-05-16 Matsushita Electric Industrial Co., Ltd. Method for producing a surface-emitting laser

Non-Patent Citations (11)

* Cited by examiner, † Cited by third party
Title
G. M. Yang et al, "Influence of Mirror Reflectivity on Laser Peformance of Very-Low-Threshold Vertical Cavity Surface-Emitting Lasers", IEEE Photonics Technology Letters, vol. 7, No. 11, 1 Nov. 1995, pp. 1228-1230.
G. M. Yang et al, "Ultralow Threshold Current Vertical-Cavity Surface-Emitting Lasers Obtained with Selective Oxidation", Electronics Letters, vol. 31, No. 11, 25 May 1995, pp. 886-888.
G. M. Yang et al, Influence of Mirror Reflectivity on Laser Peformance of Very Low Threshold Vertical Cavity Surface Emitting Lasers , IEEE Photonics Technology Letters, vol. 7, No. 11, 1 Nov. 1995, pp. 1228 1230. *
G. M. Yang et al, Ultralow Threshold Current Vertical Cavity Surface Emitting Lasers Obtained with Selective Oxidation , Electronics Letters, vol. 31, No. 11, 25 May 1995, pp. 886 888. *
G. S. Li et al, "Polarisation & Modal Behaviour of Low Threshold Oxide and Airgap Confined Airgap Confined Vertical Cavity Lasers", Electronics Letters, vol. 31, No. 23, 9 Nov. 1995, pp. 2014/2015.
G. S. Li et al, Polarisation & Modal Behaviour of Low Threshold Oxide and Airgap Confined Airgap Confined Vertical Cavity Lasers , Electronics Letters, vol. 31, No. 23, 9 Nov. 1995, pp. 2014/2015. *
J. W. Scott et al, "High Efficiency Submilliamp Vertical Cavity Lasers with Intracavity Contacts", IEEE Photonics Technology Letters, vol. 6, No. 6, 1 Jun. 1994, pp. 678-600.
J. W. Scott et al, High Efficiency Submilliamp Vertical Cavity Lasers with Intracavity Contacts , IEEE Photonics Technology Letters, vol. 6, No. 6, 1 Jun. 1994, pp. 678 600. *
P.D. Floyd et al, "Comparison of opticallosses in dielectric apertured vertical cavity lasers", IEEE Photonics Technology Letters, vol. 8, No. 5, May 1996, New York, US pp. 5990-592.
P.D. Floyd et al, Comparison of opticallosses in dielectric apertured vertical cavity lasers , IEEE Photonics Technology Letters, vol. 8, No. 5, May 1996, New York, US pp. 5990 592. *
Patent Abstracts of Japan, vol. 95, No. 003 corresponding to JP 07 058408 A (Furukawa Electric Co., Ltd: The) 3 Mar. 1995. *

Cited By (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1168460A3 (en) * 2000-06-30 2006-10-11 Kabushiki Kaisha Toshiba Light emitting element, method of manufacturing the same, and semiconductor device having light emitting element
EP1168460A2 (en) * 2000-06-30 2002-01-02 Kabushiki Kaisha Toshiba Light emitting element, method of manufacturing the same, and semiconductor device having light emitting element
US7355212B2 (en) 2000-06-30 2008-04-08 Kabushiki Kaisha Toshiba Light emitting element
US7138664B2 (en) 2000-06-30 2006-11-21 Kabushiki Kaisha Toshiba Semiconductor device having a light emitting element
US7138665B2 (en) 2000-06-30 2006-11-21 Kabushiki Kaisha Toshiba Light emitting element, method of manufacturing the same, and semiconductor device having light emitting element
US20050035363A1 (en) * 2000-06-30 2005-02-17 Kabushiki Kaisha Toshiba Light emitting element, method of manufacturing the same, and semiconductor device having light emitting element
US20050040423A1 (en) * 2000-06-30 2005-02-24 Kabushiki Kaisha Toshiba Light emitting element, method of manufacturing the same, and semiconductor device having light emitting element
US20050051786A1 (en) * 2000-06-30 2005-03-10 Kabushiki Kaisha Toshiba Light emitting element, method of manufacturing the same, and semiconductor device having light emitting element
US20050218419A1 (en) * 2000-06-30 2005-10-06 Kabushiki Kaisha Toshiba Light emitting element, method of manufacturing the same, and semiconductor device having light emitting element
US7135714B2 (en) 2000-06-30 2006-11-14 Kabushiki Kaisha Toshiba Light emitting element, method of manufacturing the same, and semiconductor device having light emitting element
US20080179380A1 (en) * 2001-03-09 2008-07-31 Johannes Baur Radiation-emitting semiconductor component and method for producing the semiconductor component
US7169632B2 (en) 2001-03-09 2007-01-30 Osram Gmbh Radiation-emitting semiconductor component and method for producing the semiconductor component
US20040046179A1 (en) * 2001-03-09 2004-03-11 Johannes Baur Radiation-emitting semiconductor component and method for producing the semiconductor component
US20050006660A1 (en) * 2001-09-07 2005-01-13 Sharp Kabushiki Kaisha Nitride semiconductor light emitting device and manufacturing method thereof
US6794685B2 (en) * 2001-09-07 2004-09-21 Sharp Kabushiki Kaisha Nitride semiconductor light emitting device and manufacturing method thereof
US20030047741A1 (en) * 2001-09-07 2003-03-13 Toshio Hata Nitride semiconductor light emitting device and manufacturing method thereof
US7063995B2 (en) 2001-09-07 2006-06-20 Sharp Kabushiki Kaisha Nitride semiconductor light emitting device and manufacturing method thereof
US20120213243A1 (en) * 2004-10-01 2012-08-23 Finisar Corporation Vertical cavity surface emitting laser with undoped top mirror
US9124069B2 (en) * 2004-10-01 2015-09-01 Finisar Corporation Vertical cavity surface emitting laser with undoped top mirror
US8304794B2 (en) 2007-06-12 2012-11-06 Siphoton Inc. Light emitting device
US8313963B2 (en) 2007-06-12 2012-11-20 Siphoton Inc. Light emitting device
US7972190B2 (en) * 2007-12-18 2011-07-05 Seiko Epson Corporation Organic electroluminescent device, method for producing organic electroluminescent device, and electronic apparatus
US20090153043A1 (en) * 2007-12-18 2009-06-18 Seiko Epson Corporation Organic electroluminescent device, method for producing organic electroluminescent device, and electronic apparatus
US20110108800A1 (en) * 2008-06-24 2011-05-12 Pan Shaoher X Silicon based solid state lighting
US20110114917A1 (en) * 2008-07-21 2011-05-19 Pan Shaoher X Light emitting device
US20100308300A1 (en) * 2009-06-08 2010-12-09 Siphoton, Inc. Integrated circuit light emission device, module and fabrication process
US20110177636A1 (en) * 2010-01-21 2011-07-21 Pan Shaoher X Manufacturing process for solid state lighting device on a conductive substrate
US20110175055A1 (en) * 2010-01-21 2011-07-21 Pan Shaoher X Solid state lighting device on a conductive substrate
US8283676B2 (en) * 2010-01-21 2012-10-09 Siphoton Inc. Manufacturing process for solid state lighting device on a conductive substrate
US8674383B2 (en) 2010-01-21 2014-03-18 Siphoton Inc. Solid state lighting device on a conductive substrate
US8722441B2 (en) 2010-01-21 2014-05-13 Siphoton Inc. Manufacturing process for solid state lighting device on a conductive substrate
US8624292B2 (en) 2011-02-14 2014-01-07 Siphoton Inc. Non-polar semiconductor light emission devices

Also Published As

Publication number Publication date
JP3225211B2 (en) 2001-11-05
FR2750804A1 (en) 1998-01-09
FR2750804B1 (en) 1998-09-11
DE69723923T2 (en) 2004-07-29
EP0817337A1 (en) 1998-01-07
EP0817337B1 (en) 2003-08-06
DE69723923D1 (en) 2003-09-11
JPH1065268A (en) 1998-03-06

Similar Documents

Publication Publication Date Title
US5747366A (en) Method of fabricating a surface emitting semiconductor laser
US5818862A (en) Surface emitting semiconductor laser
US5258316A (en) Patterened mirror vertical cavity surface emitting laser
US5293392A (en) Top emitting VCSEL with etch stop layer
US5317587A (en) VCSEL with separate control of current distribution and optical mode
US6542530B1 (en) Electrically pumped long-wavelength VCSEL and methods of fabrication
US6222866B1 (en) Surface emitting semiconductor laser, its producing method and surface emitting semiconductor laser array
US6289030B1 (en) Fabrication of semiconductor devices
CA1151775A (en) Batch processing of semiconductor devices
US10103517B2 (en) High reliability etched-facet photonic devices
US5854088A (en) Method of manufacturing a surface-emitting laser
JP2009164640A (en) Monolithic array of edge emitting laser
JPH04337689A (en) Optoelectronic semiconductor device and its method of manufacturing
GB2271215A (en) Semiconductor laser diode
Deimel Micromachining processes and structures in micro-optics and optoelectronics
US6696308B1 (en) Electrically pumped long-wavelength VCSEL with air gap DBR and methods of fabrication
JPH11145567A (en) Semiconductor laser array
KR100381984B1 (en) Method of manufacturing patterned mirrors for vertical common surface emitting lasers (VCSEL) and vertical common surface emitting lasers (VCSELs)
EP0581604A2 (en) A semiconductor laser device
US5382543A (en) Semiconductor device manufacturing method capable of correctly forming active regions
US4888085A (en) Processes for their manufacture of monolithically integrated planar lasers differing in emission wavelengths
USRE45084E1 (en) Method of fabricating optical device using multiple sacrificial spacer layers
EP1099283B1 (en) Electro-optic semiconductor devices and method for making the same
US6751246B2 (en) Buried ribbon semiconductor laser and a method of fabrication
US4691320A (en) Semiconductor structure and devices

Legal Events

Date Code Title Description
AS Assignment

Owner name: ALCATEL ALSTHOM COMPAGNIE GENERALE D'ELECTRICITE,

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PLAIS, ANTONINA;SALET, PAUL;JACQUET, JOEL;AND OTHERS;REEL/FRAME:008831/0173

Effective date: 19970611

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: ALCATEL, FRANCE

Free format text: CHANGE OF NAME;ASSIGNOR:ALCATEL ALSTHOM COMPAGNIE GENERALE D'ELECTRICITE;REEL/FRAME:010024/0693

Effective date: 19980914

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: AVANEX CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ALCATEL;REEL/FRAME:014074/0122

Effective date: 20030731

AS Assignment

Owner name: HBK INVESTMENTS L.P., TEXAS

Free format text: SECURITY AGREEMENT;ASSIGNOR:AVANEX CORPORATION;REEL/FRAME:016079/0174

Effective date: 20050519

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: AVANEX CORPORATION, CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:HBK INVESTMENTS, L.P.;REEL/FRAME:019035/0342

Effective date: 20070312

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: WELLS FARGO CAPITAL FINANCE, INC., AS AGENT, CALIF

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:OCLARO (NORTH AMERICA), INC.;REEL/FRAME:028435/0278

Effective date: 20110726

AS Assignment

Owner name: OCLARO (NORTH AMERICA), INC., CALIFORNIA

Free format text: CHANGE OF NAME;ASSIGNOR:AVANEX CORPORATION;REEL/FRAME:032174/0375

Effective date: 20090701

AS Assignment

Owner name: OCLARO SWITZERLAND GMBH, SWITZERLAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:OCLARO, INC.;OCLARO TECHNOLOGY LIMITED;OCLARO TECHNOLOGY, INC.;AND OTHERS;REEL/FRAME:032250/0324

Effective date: 20130912

AS Assignment

Owner name: II-VI LASER ENTERPRISE GMBH, SWITZERLAND

Free format text: CHANGE OF NAME;ASSIGNOR:OCLARO SWITZERLAND GMBH;REEL/FRAME:032251/0069

Effective date: 20131008

AS Assignment

Owner name: OCLARO, INC., CALIFORNIA

Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:WELLS FARGO CAPITAL FINANCE, LLC;REEL/FRAME:033100/0451

Effective date: 20130912

Owner name: OCLARO TECHNOLOTY LIMITED, CALIFORNIA

Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:WELLS FARGO CAPITAL FINANCE, LLC;REEL/FRAME:033100/0451

Effective date: 20130912