US5565690A - Method for doping strained heterojunction semiconductor devices and structure - Google Patents
Method for doping strained heterojunction semiconductor devices and structure Download PDFInfo
- Publication number
- US5565690A US5565690A US08/382,699 US38269995A US5565690A US 5565690 A US5565690 A US 5565690A US 38269995 A US38269995 A US 38269995A US 5565690 A US5565690 A US 5565690A
- Authority
- US
- United States
- Prior art keywords
- layer
- substrate
- strained
- temperature
- type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 87
- 238000000034 method Methods 0.000 title claims abstract description 52
- 239000000758 substrate Substances 0.000 claims abstract description 78
- 239000007943 implant Substances 0.000 claims abstract description 39
- 239000002019 doping agent Substances 0.000 claims abstract description 38
- 238000010438 heat treatment Methods 0.000 claims abstract description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 39
- 229910052710 silicon Inorganic materials 0.000 claims description 39
- 239000010703 silicon Substances 0.000 claims description 39
- 150000002500 ions Chemical class 0.000 claims description 38
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 claims description 21
- 238000002513 implantation Methods 0.000 claims description 10
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 8
- 229910052796 boron Inorganic materials 0.000 claims description 8
- 239000000956 alloy Substances 0.000 claims description 5
- 229910052732 germanium Inorganic materials 0.000 claims description 5
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 5
- 229910045601 alloy Inorganic materials 0.000 claims description 4
- 238000000137 annealing Methods 0.000 claims description 4
- 230000000694 effects Effects 0.000 claims description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 4
- 229920005591 polysilicon Polymers 0.000 claims description 4
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 3
- 229910052799 carbon Inorganic materials 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 73
- 238000005468 ion implantation Methods 0.000 description 15
- 230000007547 defect Effects 0.000 description 13
- 238000004519 manufacturing process Methods 0.000 description 10
- 239000011241 protective layer Substances 0.000 description 9
- 238000002955 isolation Methods 0.000 description 7
- 229910052785 arsenic Inorganic materials 0.000 description 5
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 5
- 238000012545 processing Methods 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 230000003213 activating effect Effects 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- 230000004913 activation Effects 0.000 description 3
- 238000004458 analytical method Methods 0.000 description 3
- 229910052787 antimony Inorganic materials 0.000 description 3
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 3
- 238000010348 incorporation Methods 0.000 description 3
- 238000010884 ion-beam technique Methods 0.000 description 3
- 238000002161 passivation Methods 0.000 description 3
- 238000005001 rutherford backscattering spectroscopy Methods 0.000 description 3
- 235000012431 wafers Nutrition 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 230000002459 sustained effect Effects 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 238000002441 X-ray diffraction Methods 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000005465 channeling Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000002040 relaxant effect Effects 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 238000012995 silicone-based technology Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 238000004627 transmission electron microscopy Methods 0.000 description 1
- 238000009279 wet oxidation reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26566—Bombardment with radiation with high-energy radiation producing ion implantation of a cluster, e.g. using a gas cluster ion beam
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/167—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System further characterised by the doping material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66234—Bipolar junction transistors [BJT]
- H01L29/66242—Heterojunction transistors [HBT]
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/938—Lattice strain control or utilization
Definitions
- the present invention relates, in general, to semiconductor processing, and in particular, to methods for doping strained heterojunction semiconductor devices.
- Strained heterojunction semiconductor structures including silicon/silicon-germanium (Si/Si 1-x Ge x ) devices have been reported. These structures are used to form devices such as heterojunction bipolar transistor (HBT) devices or enhanced mobility metal-oxide semiconductor field effect transistor (MOSFET) devices. Strained heterojunction semiconductor structures are very attractive for high performance electronic devices and circuits because they provide a silicon-based technology with enhanced carrier mobility compared to pure silicon. Also, silicon-based strained heterojunction devices are more cost effective than III-V based heterojunction devices making them more preferable in certain applications.
- HBT heterojunction bipolar transistor
- MOSFET enhanced mobility metal-oxide semiconductor field effect transistor
- ion implantation When ion implantation is used in the fabrication of strained heterojunction devices, high concentrations of implantation-induced point defects and point defect clusters are known to substantially enhance the relaxation of the strained semiconductor lattice. This relaxation destroys, among other things, the enhanced carrier mobility effect. Also, ion implantation related damage can lead to the formation of dislocation and dislocation loop defects in subsequent high temperature processes. These defects can detrimentally affect the electrical characteristics of the strained heterojunction device, which in turn affects device manufacturing yield and reliability. In addition, unless the process used to activate the implanted dopants is done under appropriate conditions, it is difficult to both activate the implanted dopants and anneal the implant related damage while at the same time maintaining the strained heterojunction in a strained condition.
- FIGS. 1-3 illustrate cross-sectional views of a strained heterojunction device at various stages of manufacture according to the present invention
- FIG. 4 is a graph showing the effect of substrate temperature on implant damage according to the stage of manufacture shown in FIG. 3;
- FIGS. 5-6 illustrate cross-sectional views of the strained heterojunction device of FIGS. 1-3 at later stages of manufacture according to the present invention.
- the present invention relates to methods for doping strained heterojunction semiconductor structures.
- a strained heterojunction device is doped using ion implantation while the strained heterojunction device is sustained at a temperature above room temperature.
- the dopant is subsequently activated under non-steady state conditions at an elevated temperature for a time sufficient to activate the dopant and anneal implant related damage while maintaining the heterojunction in a strained condition.
- the method is suitable for doping IV-IV strained heterojunction semiconductor devices including germanium doped silicon devices, germanium/carbon doped silicon devices, carbon doped silicon devices, and the like.
- the method is suitable for strained III-V and II-VI heterojunction semiconductor structures formed using ion implantation doping techniques.
- the elevated temperature at which the strained heterojunction device is sustained during ion implantation depends upon the conditions of the implant. Such conditions include the incident power in the ion beam, the implant dose, and the ion beam current (and therefore the implanting time).
- the strained heterojunction device is heated or exposed to the elevated temperature using, for example, radiative or conductive heat transfer techniques.
- the implanted dopant is activated using rapid thermal anneal (RTA) techniques to achieve sufficient dopant activation and implant related damage reduction while minimizing relaxation of the strained heterojunction.
- RTA rapid thermal anneal
- the present invention can be more fully described with reference to FIGS. 1-6 together with the following detailed description.
- the present invention is described in the fabrication of a IV-IV NPN strained heterojunction bipolar device. It is understood that the present invention is suitable for PNP heterojunction bipolar devices, enhanced mobility MOSFET devices, and other devices employing strained heterojunction structures that require doping.
- FIG. 1 illustrates an enlarged cross-sectional view of a strained heterojunction structure or device 11 formed within a semiconductor substrate or substrate 16 at an early stage of manufacture.
- Substrate 16 includes starting or support substrate or layer 12, buried layer 13, epitaxial or doped layer 14, passivation or isolation regions 17, and strained layer 18 (as is explained below, strained layer 18 includes polycrystalline semiconductor regions 19 and strained mono-crystalline semiconductor region 22).
- strained layer 18 comprises a semiconductor alloy layer.
- strained layer 18 comprises a compound semiconductor layer.
- support substrate 12 comprises p-type conductivity silicon that is doped with boron to concentration in a range from 7.0 ⁇ 10 14 to 2.0 ⁇ 10 15 atoms/cm 3 .
- Buried layer 13 comprises an n-type conductivity region and is doped with an n-type dopant such as phosphorous, arsenic, or antimony.
- buried layer 13 is doped with arsenic or antimony having a peak concentration on the order of 1.0 to 5.0 ⁇ 10 19 atoms/cm 3 . Buried layer 13 is formed within support substrate 12 using well known photolithographic and doping techniques.
- Doped layer 14 preferably comprises an n-type silicon layer doped with an n-type dopant such as phosphorous or arsenic.
- doped layer 14 has a thickness on the order of 1.5 microns and a dopant concentration in a range from 1.0 ⁇ 10 16 to 3.0 ⁇ 10 16 atoms/cm 3 . It is understood that the thickness and dopant concentration of doped layer 14 is determined by the desired electrical characteristics of the finished device. The parameters given above are suitable for a bipolar device having a base/collector breakdown voltage in a range of approximately 3 to 80 volts.
- Doped layer 14 preferably is formed using well known epitaxial growth techniques. Doped layer 14 is doped either during the epitaxial growth process or is subsequently doped using ion implantation or deposition techniques.
- Isolation regions 17 preferably comprise silicon oxide, have a thickness on the order of 0.65 microns, and are formed using well known processing techniques. When isolation regions 17 comprise silicon oxide, isolation regions 17 are typically referred to as field oxide regions. Optionally, isolation regions 17 comprise etched trenches filled with a passivation material such as silicon oxide or the like. Techniques for forming isolation trenches are well known in the art.
- Strained layer 18 includes polycrystalline semiconductor regions 19 and strained mono-crystalline semiconductor region or layer 22.
- strained mono-crystalline semiconductor region 22 comprises a IV-IV mono-crystalline semiconductor alloy layer.
- strained mono-crystalline semiconductor region 22 comprises a III-V or a II-VI mono-crystalline compound semiconductor.
- strained mono-crystalline semiconductor region 22 comprises a IV-IV semiconductor alloy material.
- strained mono-crystalline semiconductor region 22 comprises a germanium-doped silicon (Si 1-x Ge x , with X preferably in a range from 0.01 to 0.50) layer.
- strained mono-crystalline semiconductor region 22 comprises a p-type Si 1-x Ge x layer doped with boron in a range from 1.0 ⁇ 10 18 to 5.0 ⁇ 10 19 atoms/cm 3 .
- the boron is either uniform throughout strained mono-crystalline semiconductor region 22 or localized in a upper region of strained mono-crystalline semiconductor region 22 with the majority of germanium concentration localized in a region of strained mono-crystalline semiconductor region 22 below the upper region.
- strained mono-crystalline semiconductor region 22 has a thickness in a range from 0.25 to 0.35 microns.
- strained layer 18 is formed using well known epitaxial growth techniques. During the epitaxial growth of strained layer 18, polycrystalline semiconductor regions 19 form over isolation regions 17 and strained mono-crystalline semiconductor region 22 forms over an exposed portion of doped layer 14. The concentration of germanium in strained layer 18 and the growth conditions of strained layer 18 are such that strained mono-crystalline semiconductor region 22 forms a strained heterojunction with doped layer 14. In the present example, doped layer 14 forms a collector region and strained mono-crystalline semiconductor region 22 forms a base region of the device.
- FIG. 2 illustrates strained heterojunction device 11 at a later step of manufacture after screen oxide layer 24 and protective layer or implant masking layer 26 have been formed over strained layer 18.
- Screen oxide layer 24 has a thickness in a range from approximately 0.05 to 0.12 microns and is formed using well known process techniques. Preferably, screen oxide layer 24 is formed using wet oxidation or dry oxidation techniques.
- Protective layer 26 comprises an organic, dielectric, or inorganic material.
- protective layer 26 comprises a photoresist and is deposited, exposed, and developed using conventional photolithographic techniques. Protective layer 26 is shown with an opening 28 to allow for the subsequent selective incorporation of dopants into strained mono-crystalline semiconductor region 22 and doped layer 14.
- FIG. 3 shows the incorporation or introduction of a dopant or dopants into strained mono-crystalline semiconductor region 22 and doped layer 14.
- substrate 16 is placed into an ion implanter and an n-type dopant is ion implanted, represented by arrows 31, through opening 28 into strained heterojunction device 11 to form doped region or ion implanted region 32.
- ion implanted region 32 forms an ion implanted collector contact region.
- ion implanted region 32 is formed using phosphorous implantation with an implant dosage in a range from approximately 8.0 ⁇ 10 13 to 2.0 ⁇ 10 14 ions/cm 2 and with an implant energy on the order of 180 kilo electron volts (keV).
- ion implantation related damage can result in the formation of defects during subsequent processing.
- defects including point defects, point defect clusters, dislocations, and dislocation loops, have been found to enhance the relaxation of the strained heterojunction. This relaxation eliminates or reduces the enhanced electrical parameters found in strained heterojunction structures (e.g. enhanced carrier mobility). Also, these defects increase leakage current, particularly at the interface or junction 33 between strained mono-crystalline semiconductor region 22 and ion implanted region 32/doped layer 14.
- substrate 16 is heated or exposed to a temperature above room temperature (above approximately 25° C.) according to the present invention during ion implantation.
- substrate 16 is heated to a temperature in a range from approximately 40° to 250° C. The temperature selected depends upon, among other things, the selected implant dose as illustrated in FIG. 4.
- FIG. 4 is a graph showing the relationship between the maximum relative damage (in percentage) and temperature (in degrees Celsius) of a substrate during ion implantation.
- substrates comprising ⁇ 100> silicon wafers having an epitaxial layer of strained Si 0 .90 Ge 0 .10 formed on one surface are implanted or irradiated with silicon ( 28 Si + ) at temperatures ranging from 40° to 150° C. and doses ranging from 1.0 ⁇ 10 14 to 30.0 ⁇ 10 14 ions/cm 2 .
- An energy of 320 KeV is suitable.
- Curve 51 represents a dose of 1.0 ⁇ 10 14 ions/cm 2
- curve 52 represents a dose of 3.0 ⁇ 10 14 ions/cm 2
- curve 53 represents a dose of 5.0 ⁇ 10 14 ions/cm 2
- curve 54 represents a dose of 10.0 ⁇ 10 14 ions/cm 2
- Data point 56 (shown as a triangle) represents a dose of 30.0 ⁇ 10 14 ions/cm 2 .
- substrate temperature is in a range from approximately 40° to 60° C.
- substrate temperature is in a range from approximately 60° to 80° C.
- substrate temperature is in a range from approximately 80° to 100° C.
- substrate temperature is in a range from approximately 100° to 150° C.
- a substrate temperature on the order of 150° to 300° C. is preferred.
- the temperature of substrate 16 does not exceed 250° to 300° C. to avoid damaging or degrading protective layer 26 when protective layer 26 comprises an organic such as a photoresist.
- protective layer 26 comprises a material capable of withstanding such temperatures. Examples of such protective layers include oxide layers and/or nitride layers.
- Similar temperature ranges or lower temperature ranges are used for boron implants as set out above. Lower temperatures during implantation are an option for boron because of, among other things, boron's lower atomic weight compared to silicon. For arsenic implants, the temperature during implantation is higher than the temperature for phosphorous.
- Such techniques include resistive heating techniques.
- heater wires are embedded into a wafer holder apparatus compatible with ion implantation equipment.
- Substrate 16 is placed into the wafer holder apparatus and a voltage is applied to the heater wires to provide the desired temperature.
- the substrate is heated to one temperature and the scanned incident ion beam is used to further heat substrate 16.
- Other techniques for heating substrate 16 include heat lamps placed in proximity to the front of substrate 16, or a heated gas flowing in proximity to substrate 16.
- ion implanted region 32 preferably is implanted while substrate 16 is maintained at or exposed to a temperature in a range from approximately 60° to 100° C. After implantation, protective layer 26 is removed and substrate 16 is then annealed at or heated to an elevated temperature to both activate the implanted dopant and anneal implant damage. During the heating process, ion implanted region 32 diffuses deeper into doped layer 14 and approaches buried layer 13. Preferably, ion implanted region 32 is formed using an implant energy and activated using a heating time sufficient to place a portion of ion implanted region 32 into buried layer 13 as shown in FIG. 5.
- substrate 16 is heated under conditions that activate the implanted dopant, that remove any damage induced by ion implantation, and that preserve the strained heterojunction characteristics of strained heterojunction device 11.
- Experimentation and analytical techniques including RBS, x-ray diffraction, and transmission electron microscopy (TEM) show that a non-steady state or rapid thermal anneal (RTA) process is preferred over a steady-state anneal or furnace process for activating implanted dopants and annealing implant damage in strained heterojunction devices.
- RTA rapid thermal anneal
- an RTA process meets the requirements for doping strained heterojunction devices.
- substrate 16 is annealed at an elevated temperature that is less than approximately 400° C. above the temperature at which strained layer 18 is formed on doped layer 14 in order to avoid relaxation of the strained heterojunction.
- substrate 16 is annealed at a temperature less than approximately 300° C. above the temperature at which strained layer 18 is formed.
- strained layer 18 when strained layer 18 comprises Si 1-x Ge x , strained layer 18 typically is formed using molecular beam epitaxial growth at a temperature in a range from 450° to 650° C.
- strained layer 18 is formed using chemical vapor deposition (CVD) at a temperature in a range from 550° to 650° C.
- CVD chemical vapor deposition
- substrate 16 is annealed at a temperature less than approximately 850° to 1050° C. depending on the formation conditions of strained layer 18.
- substrate 16 is annealed at a temperature less than approximately 750° to 950° C.
- substrate 16 is annealed for a time less than 500 seconds, with a time less than 60 seconds preferred.
- substrate 16 is exposed to a temperature in a range from 650° to 850° C. for a time less than 60 seconds in an RTA system.
- an RTA system such as an AST SHS200 RTA system is used.
- a non-reactive ambient such as nitrogen is used.
- An RTA process also is preferred for activating implanted boron, arsenic, and antimony regions in strained heterojunction devices.
- the exact conditions are dependent upon the implanted species, the implant energy, and the implant dose.
- the analytical techniques discussed above are suitable for determining such conditions.
- FIG. 6 illustrates strained heterojunction device 11 at a later stage of manufacture.
- passivation layers such as dielectric layers 37 and 38 are formed over strained layer 18 and patterned using conventional techniques to provide the structure shown in FIG. 6.
- dielectric layer 37 comprises a silicon oxide having a thickness on an order of 400 angstroms
- dielectric layer 38 comprises a silicon nitride having a thickness on an order of 1,400 angstroms.
- Dielectric layers 37 and 38 are formed using well known processing techniques.
- polycrystalline semiconductor layer 41 is formed over strained mono-crystalline semiconductor region 22 and dielectric layer 38.
- polycrystalline semiconductor layer 41 is an n-type polycrystalline semiconductor layer.
- polycrystalline semiconductor layer 41 comprises n-type polysilicon and is formed using well known chemical vapor deposition (CVD) techniques.
- CVD chemical vapor deposition
- polycrystalline semiconductor layer 41 has a thickness on an order of 2,000 angstroms and a dopant concentration on an order of 1.0 ⁇ 10 20 atoms/cm 3 .
- polycrystalline semiconductor layer 41 forms an emitter region.
- ohmic layers are placed in contact with polycrystalline semiconductor layer 41, ion implanted region 32, and strained layer 18 to form a completed strained heterojunction bipolar structure or device.
- ion implanted region 32 is activated after the formation of polycrystalline semiconductor layer 41.
- polycrystalline semiconductor layer 41 may be doped with phosphorous using ion implantation. The phosphorous is then activated and annealed in both polycrystalline semiconductor layer 41 and ion implanted region 32 at the same time.
Abstract
Description
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/382,699 US5565690A (en) | 1995-02-02 | 1995-02-02 | Method for doping strained heterojunction semiconductor devices and structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/382,699 US5565690A (en) | 1995-02-02 | 1995-02-02 | Method for doping strained heterojunction semiconductor devices and structure |
Publications (1)
Publication Number | Publication Date |
---|---|
US5565690A true US5565690A (en) | 1996-10-15 |
Family
ID=23510033
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/382,699 Expired - Lifetime US5565690A (en) | 1995-02-02 | 1995-02-02 | Method for doping strained heterojunction semiconductor devices and structure |
Country Status (1)
Country | Link |
---|---|
US (1) | US5565690A (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6008110A (en) * | 1994-07-21 | 1999-12-28 | Kabushiki Kaisha Toshiba | Semiconductor substrate and method of manufacturing same |
US6165876A (en) * | 1995-01-30 | 2000-12-26 | Yamazaki; Shunpei | Method of doping crystalline silicon film |
US20020142525A1 (en) * | 2001-01-26 | 2002-10-03 | Hideto Ohnuma | Method of manufacturing semiconductor device |
US6482737B2 (en) * | 2000-05-11 | 2002-11-19 | Nec Corporation | Fabrication method of implanting silicon-ions into the silicon substrate |
US20030162335A1 (en) * | 1999-01-14 | 2003-08-28 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
US6689671B1 (en) * | 2002-05-22 | 2004-02-10 | Advanced Micro Devices, Inc. | Low temperature solid-phase epitaxy fabrication process for MOS devices built on strained semiconductor substrate |
US20040038465A1 (en) * | 2002-06-28 | 2004-02-26 | Akihisa Shimomura | Method of manufacturing a semiconductor device |
US20040092051A1 (en) * | 2002-10-30 | 2004-05-13 | Amberwave Systems Corporation | Methods for preserving strained semiconductor substrate layers during CMOS processing |
US6776841B2 (en) * | 2001-10-30 | 2004-08-17 | Hynix Semiconductor Inc. | Method for fabricating a semiconductor epitaxial wafer having doped carbon and a semiconductor epitaxial wafer |
US20040253792A1 (en) * | 2003-06-13 | 2004-12-16 | International Business Machines Corporation | Strained-silicon-on-insulator single-and double-gate MOSFET and method for forming the same |
US20050062127A1 (en) * | 2003-09-19 | 2005-03-24 | Zhihao Chen | Method to form shallow trench isolation with rounded upper corner for advanced semiconductor circuits |
US20060234481A1 (en) * | 2003-10-14 | 2006-10-19 | International Business Machines Corporation | Structure for and method of fabricating a high-mobility field-effect transistor |
US20100110239A1 (en) * | 2008-10-31 | 2010-05-06 | Deepak Ramappa | Dark currents and reducing defects in image sensors and photovoltaic junctions |
US20150311327A1 (en) * | 2012-12-06 | 2015-10-29 | Institute of Microelectronics, Chinese Academy of Sciences | Itc-igbt and manufacturing method therefor |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4818721A (en) * | 1987-07-29 | 1989-04-04 | American Telephone And Telegraph Company, At&T Bell Laboratories | Ion implantation into In-based group III-V compound semiconductors |
US4956698A (en) * | 1987-07-29 | 1990-09-11 | The United States Of America As Represented By The Department Of Commerce | Group III-V compound semiconductor device having p-region formed by Be and Group V ions |
US5087576A (en) * | 1987-10-26 | 1992-02-11 | North Carolina State University | Implantation and electrical activation of dopants into monocrystalline silicon carbide |
US5212101A (en) * | 1989-04-14 | 1993-05-18 | Secretary Of State For Defence In Her Britannic Majesty's Government Of The United Kingdom | Substitutional carbon in silicon |
US5357119A (en) * | 1993-02-19 | 1994-10-18 | Board Of Regents Of The University Of California | Field effect devices having short period superlattice structures using Si and Ge |
-
1995
- 1995-02-02 US US08/382,699 patent/US5565690A/en not_active Expired - Lifetime
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4818721A (en) * | 1987-07-29 | 1989-04-04 | American Telephone And Telegraph Company, At&T Bell Laboratories | Ion implantation into In-based group III-V compound semiconductors |
US4956698A (en) * | 1987-07-29 | 1990-09-11 | The United States Of America As Represented By The Department Of Commerce | Group III-V compound semiconductor device having p-region formed by Be and Group V ions |
US5087576A (en) * | 1987-10-26 | 1992-02-11 | North Carolina State University | Implantation and electrical activation of dopants into monocrystalline silicon carbide |
US5212101A (en) * | 1989-04-14 | 1993-05-18 | Secretary Of State For Defence In Her Britannic Majesty's Government Of The United Kingdom | Substitutional carbon in silicon |
US5357119A (en) * | 1993-02-19 | 1994-10-18 | Board Of Regents Of The University Of California | Field effect devices having short period superlattice structures using Si and Ge |
Non-Patent Citations (2)
Title |
---|
Lie et al., Steady State Versus Rapid Thermal Annealing of Phosphorus Implanted Pseudomorphic Si(100)/Ge 0.12 Si 0.88, Apr. 1994, SRC Pub C94167, pp. 1 6. * |
Lie et al., Steady-State Versus Rapid Thermal Annealing of Phosphorus-Implanted Pseudomorphic Si(100)/Ge0.12 Si0.88, Apr. 1994, SRC Pub C94167, pp. 1-6. |
Cited By (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6008110A (en) * | 1994-07-21 | 1999-12-28 | Kabushiki Kaisha Toshiba | Semiconductor substrate and method of manufacturing same |
US6165876A (en) * | 1995-01-30 | 2000-12-26 | Yamazaki; Shunpei | Method of doping crystalline silicon film |
US7049198B2 (en) * | 1999-01-14 | 2006-05-23 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
US20030162335A1 (en) * | 1999-01-14 | 2003-08-28 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
US6482737B2 (en) * | 2000-05-11 | 2002-11-19 | Nec Corporation | Fabrication method of implanting silicon-ions into the silicon substrate |
US20020142525A1 (en) * | 2001-01-26 | 2002-10-03 | Hideto Ohnuma | Method of manufacturing semiconductor device |
US7151017B2 (en) | 2001-01-26 | 2006-12-19 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing semiconductor device |
US20070072350A1 (en) * | 2001-01-26 | 2007-03-29 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing semiconductor device |
US7361577B2 (en) | 2001-01-26 | 2008-04-22 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing semiconductor device |
US6776841B2 (en) * | 2001-10-30 | 2004-08-17 | Hynix Semiconductor Inc. | Method for fabricating a semiconductor epitaxial wafer having doped carbon and a semiconductor epitaxial wafer |
US6689671B1 (en) * | 2002-05-22 | 2004-02-10 | Advanced Micro Devices, Inc. | Low temperature solid-phase epitaxy fabrication process for MOS devices built on strained semiconductor substrate |
US20040038465A1 (en) * | 2002-06-28 | 2004-02-26 | Akihisa Shimomura | Method of manufacturing a semiconductor device |
US20080070352A1 (en) * | 2002-06-28 | 2008-03-20 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing a semiconductor device |
US7329594B2 (en) | 2002-06-28 | 2008-02-12 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing a semiconductor device |
US7534705B2 (en) | 2002-06-28 | 2009-05-19 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing a semiconductor device |
US20040092051A1 (en) * | 2002-10-30 | 2004-05-13 | Amberwave Systems Corporation | Methods for preserving strained semiconductor substrate layers during CMOS processing |
US7541208B2 (en) | 2002-10-30 | 2009-06-02 | Amberwave Systems Corporation | Methods for preserving strained semiconductor substrate layers during CMOS processing |
US20070042538A1 (en) * | 2002-10-30 | 2007-02-22 | Amberwave Systems Corporation | Methods for preserving strained semiconductor substrate layers during cmos processing |
US7202121B2 (en) | 2002-10-30 | 2007-04-10 | Amberwave Systems Corporation | Methods for preserving strained semiconductor substrate layers during CMOS processing |
US20080020551A1 (en) * | 2002-10-30 | 2008-01-24 | Amberwave Systems Corporation | Methods for preserving strained semiconductor substrate layers during CMOS processing |
US7071014B2 (en) | 2002-10-30 | 2006-07-04 | Amberwave Systems Corporation | Methods for preserving strained semiconductor substrate layers during CMOS processing |
US20040253792A1 (en) * | 2003-06-13 | 2004-12-16 | International Business Machines Corporation | Strained-silicon-on-insulator single-and double-gate MOSFET and method for forming the same |
US7812340B2 (en) * | 2003-06-13 | 2010-10-12 | International Business Machines Corporation | Strained-silicon-on-insulator single-and double-gate MOSFET and method for forming the same |
US6917093B2 (en) * | 2003-09-19 | 2005-07-12 | Texas Instruments Incorporated | Method to form shallow trench isolation with rounded upper corner for advanced semiconductor circuits |
US20050062127A1 (en) * | 2003-09-19 | 2005-03-24 | Zhihao Chen | Method to form shallow trench isolation with rounded upper corner for advanced semiconductor circuits |
US7393735B2 (en) * | 2003-10-14 | 2008-07-01 | International Business Machines Corporation | Structure for and method of fabricating a high-mobility field-effect transistor |
US20060234481A1 (en) * | 2003-10-14 | 2006-10-19 | International Business Machines Corporation | Structure for and method of fabricating a high-mobility field-effect transistor |
US20100110239A1 (en) * | 2008-10-31 | 2010-05-06 | Deepak Ramappa | Dark currents and reducing defects in image sensors and photovoltaic junctions |
US8815634B2 (en) * | 2008-10-31 | 2014-08-26 | Varian Semiconductor Equipment Associates, Inc. | Dark currents and reducing defects in image sensors and photovoltaic junctions |
US20150311327A1 (en) * | 2012-12-06 | 2015-10-29 | Institute of Microelectronics, Chinese Academy of Sciences | Itc-igbt and manufacturing method therefor |
US9590083B2 (en) * | 2012-12-06 | 2017-03-07 | Institute of Microelectronics, Chinese Academy of Sciences | ITC-IGBT and manufacturing method therefor |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6537886B2 (en) | Ultra-shallow semiconductor junction formation | |
US6632728B2 (en) | Increasing the electrical activation of ion-implanted dopants | |
KR100926390B1 (en) | Method of forming ultra shallow junctions | |
US4523370A (en) | Process for fabricating a bipolar transistor with a thin base and an abrupt base-collector junction | |
US7078325B2 (en) | Process for producing a doped semiconductor substrate | |
US5600169A (en) | Minimum charge FET fabricated on an ultrathin silicon on sapphire wafer | |
JP5028093B2 (en) | Method for activating gate electrode dopant for semiconductor manufacturing | |
US5565690A (en) | Method for doping strained heterojunction semiconductor devices and structure | |
US6362063B1 (en) | Formation of low thermal budget shallow abrupt junctions for semiconductor devices | |
JP3199452B2 (en) | Method of manufacturing P buried layer for PNP device | |
JPH04264735A (en) | Vertical bipolar transistor provided with u-shaped epitaxially grown peculiar region and its manufacture | |
US6235560B1 (en) | Silicon-germanium transistor and associated methods | |
EP0852394B1 (en) | Method for making very shallow junctions in silicon devices | |
US6001711A (en) | Process of fabricating semiconductor device having gettering site layer between insulating layer and active semiconductor layer | |
US6399458B1 (en) | Optimized reachthrough implant for simultaneously forming an MOS capacitor | |
Kiyota et al. | Ultra-thin-base Si bipolar transistor using rapid vapor-phase direct doping (RVD) | |
JP2001501162A (en) | Method for producing boron doped region in SiC layer | |
US6404038B1 (en) | Complementary vertical bipolar junction transistors fabricated of silicon-on-sapphire utilizing wide base PNP transistors | |
US6136673A (en) | Process utilizing selective TED effect when forming devices with shallow junctions | |
US6806159B2 (en) | Method for manufacturing a semiconductor device with sinker contact region | |
EP0779652A2 (en) | Method for making a heterojunction bipolar transistor | |
JP2004528707A (en) | Method of forming SOI | |
US6521504B1 (en) | Semiconductor device and method of fabricating the same | |
US7164186B2 (en) | Structure of semiconductor device with sinker contact region | |
Takahashi et al. | MeV‐energy As+ implantation into Si: Extended‐defect reduction and planar n‐p‐n transistor fabrication |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MOTOROLA, INC., ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:THEODORE, N. DAVID;LIE, DONALD Y.C.;SMITH, T.C.;AND OTHERS;REEL/FRAME:007341/0377;SIGNING DATES FROM 19950127 TO 19950130 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657 Effective date: 20040404 Owner name: FREESCALE SEMICONDUCTOR, INC.,TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657 Effective date: 20040404 |
|
AS | Assignment |
Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424 Effective date: 20130521 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266 Effective date: 20131101 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037486/0517 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037518/0292 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:041703/0536 Effective date: 20151207 |
|
AS | Assignment |
Owner name: SHENZHEN XINGUODU TECHNOLOGY CO., LTD., CHINA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS.;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048734/0001 Effective date: 20190217 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:053547/0421 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001 Effective date: 20160912 |