US5553019A - Write-once read-many memory using EEPROM cells - Google Patents
Write-once read-many memory using EEPROM cells Download PDFInfo
- Publication number
- US5553019A US5553019A US08/376,518 US37651895A US5553019A US 5553019 A US5553019 A US 5553019A US 37651895 A US37651895 A US 37651895A US 5553019 A US5553019 A US 5553019A
- Authority
- US
- United States
- Prior art keywords
- memory
- cell
- write
- gate
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 210000004027 cell Anatomy 0.000 claims abstract description 62
- 210000000352 storage cell Anatomy 0.000 claims abstract description 38
- 238000012360 testing method Methods 0.000 claims description 14
- 230000005055 memory storage Effects 0.000 claims 8
- 238000000034 method Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 238000000465 moulding Methods 0.000 description 2
- 230000001413 cellular effect Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 239000000523 sample Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/22—Safety or protection circuits preventing unauthorised or accidental access to memory cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/24—Memory cell safety or protection circuits, e.g. arrangements for preventing inadvertent reading or writing; Status cells; Test cells
Definitions
- This invention relates in general to solid state memory and more particularly to memory security.
- Microcomputers which are typically used today integrate read only memory (ROM) and electronic erasable programmable read only memory (EEPROM) onto an integrated circuit or chip to provide both program space and user configurable non-volatile storage area.
- ROM read only memory
- EEPROM electronic erasable programmable read only memory
- Current portable electronic devices such as cellular telephones or radios require permanent write once, read many storage areas for serial numbers and subscriber billing information. These numbers must remain secure to prevent persons from accidentally or maliciously making changes to defeat billing mechanisms.
- One technique designated one-time programmable (OTP) ROM uses an ultra-violet EEPROM. This involves using ultraviolet light to program and/or erase data in a memory device. When an opaque molding is used with the die holding the memory device, ultraviolet light is prevented from contacting the memory cells effectively shielding the cells and preventing them from being programmed or erased. Although this technique offers advantages in providing a adequate level of security, it involves many extras processing steps when manufacturing the memory as well has a high part cost in view of the opaque molding which must be used.
- FIG. 1 is a block diagram showing operation of a write-once read-many memory system in accordance with the present invention.
- FIG. 2 is a block diagram showing operation of a write-once read-many EEPROM system in accordance with a preferred embodiment of the invention.
- a write-once read-many memory system 10 includes control logic 11 which is attached to a control cell 13.
- Control logic 11 is used to control access of write input 15 and erase input 17 to write control line 19 and erase control line 21 respectively.
- Read input 18 and read control line 23 is unaffected by control logic 11 and data may be read from storage cells 25 at any time.
- Storage cells 25 are used to electronically store data information and may be EEPROM or the like.
- Control cell 13 acts as a gate to control write control line 19 and erase control line 21 to a one or more storage cells 25. Any data information stored in either control cell 13 or storage cells 25 enters in a appropriate write port 20 or erase port 22.
- the logic state of control cell 13 is represented at output 27 which is used to disable control logic 11.
- control logic 11 Once control logic 11 is enabled, further access to storage cells 25 using write control line 19 and erase control line 21 is prohibited. Selective access is only possible when control cell 13 provides the correct logic state to control line 23. Finally, a test node 29 is connected to control logic 11 and acts to provide a means by which writing and erasing of storage cells 25 can be tested overriding control logic 11.
- FIG. 2 illustrates a preferred embodiment of memory system 100 utilizing EEPROM's that includes a device which allows the memory to be written to only one time while reading from the memory any number of times.
- Memory which is written to once and read many times is referred to as write-once, read-many (WORM) area.
- WORM write-once, read-many
- EEPROM is depicted here, it will be evident to those skilled in the art that any type of electronically erasable type memory can be used.
- Memory system 100 includes one or more electronically erasable (EE) storage cells 101.
- EE storage cells 101 are each attached to a read bus line 103, write bus line 105 and erase bus line 107.
- Read bus line 103 provides logic information, which is stored in an appropriate EE storage cell 101 and moved to a controlling microprocessor (not shown), other EE storage cells 101 or peripherals (not shown) which may be located on read bus line 103.
- Write bus line 105 is used to write or overwrite information to a EE storage cell 101 while erase bus line 107 is used to send erasing control information to a EE storage cell 101.
- Write bus line 105 may be used to write or overwrite logic information over existing logic stored in EE storage cell 101 while erase bus line 107 is used to delete or erase logic information stored within a EE storage cell 101.
- an individual EE storage cell is used as a gate or lock circuit to control and/or prevent logic information which may be placed on write bus line 105 and erase bus line 107 from reaching any of EE storage cells 101 designated as WORM.
- the lock circuit includes a EE control cell 109 which is connected to read bus line 103, write bus line 105 and erase bus line 107.
- EE control cell 109 provides a control output 111 which is used along with test node 113 and voltage input 114 as an input to NAND gate 115.
- the output of NAND gate 115 provides a control input 116 along with write input to AND gate 119.
- control input 116 and write input 117 when both control input 116 and write input 117 are enabled i.e. at a logic 1 state, access to write bus line 105 will be granted and logic information may be written onto the bus and to any one of EE storage cells 101 with an appropriate address.
- control input 116 and erase input 123 provide an input to AND gate 121.
- AND gate 121 grants or allows access to erase bus line 107. Erase data can then be send to any of EE cells 101 connected to erase bus line 107 with an appropriate address.
- NAND gate 115, AND gate 119 and AND gate 121 are standard logic gates.
- test node 113 is also included with the chip carrier (not shown) which houses EE control cell 109 and EE memory cells 101 to allow limited access for testing before the chip carrier is permanently sealed. No external connections are provided to test node 113 as this would defeat the security features of the lock circuit.
- the preferred method of using memory system 100 includes of electronically securing at least one memory cell in a plurality of memory cells.
- the at least one memory cell includes a write port and erase port.
- An electronic gate is positioned serially with the at least one memory cell and the gate is controlled to allow the write port and erase port to be accessed only upon applying an appropriate logic state to the electronic gate. More specifically the positioning step involves designating a control cell from one of the plurality of memory cells. At least one logic gate is attached to the control cell and an output of the control cell is connect to the logic gate to create the electronic gate for preventing access to the remaining memory cells.
- AND gate 119, AND gate 121 and NAND gate 115 determine the logic state of EE control cell 109. If EE control cell 109 is at a logic 0 state, all EE storage cells 101 can be read from, written to or erased using either read bus line 103, write bus line 105 or erase bus line 107 respectively. If EE control cell 109 is in a logic 1 state both write bus line 105 and erase bus line 107 are held inactive no logic information may be direct to any of EE storage cells 101. If test node 113 is held at a logic 0 state using a test probe, both EE storage cells 10 1 and EE control cell 109 can be read from, written to or erased regardless of sate of EE control cell 109.
- EE storage cells 101 may be either written or erased until EE control cell 109 is programmed to a logic 1 state. This allows a logic structure to be created which writes once to EE storage cell 101 and can be read, any number of times. Also, EE storage cell 101 may be write tested at the die level using test node 113. Test node 113 is packaged within a chip carrier with EE storage cell 101 and EE control cell 109 to prevent unauthorized access to test node 113. In general, test node 113 is used before the chip carrier is sealed to ensure memory system 100 is operating correctly.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Read Only Memory (AREA)
Abstract
Description
Claims (9)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/376,518 US5553019A (en) | 1995-01-23 | 1995-01-23 | Write-once read-many memory using EEPROM cells |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/376,518 US5553019A (en) | 1995-01-23 | 1995-01-23 | Write-once read-many memory using EEPROM cells |
Publications (1)
Publication Number | Publication Date |
---|---|
US5553019A true US5553019A (en) | 1996-09-03 |
Family
ID=23485340
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/376,518 Expired - Lifetime US5553019A (en) | 1995-01-23 | 1995-01-23 | Write-once read-many memory using EEPROM cells |
Country Status (1)
Country | Link |
---|---|
US (1) | US5553019A (en) |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1997043607A1 (en) * | 1996-05-14 | 1997-11-20 | Michel Sayag | Method and apparatus for generating a control signal |
US5801681A (en) * | 1996-06-24 | 1998-09-01 | Sayag; Michel | Method and apparatus for generating a control signal |
EP0972286A1 (en) * | 1998-02-02 | 2000-01-19 | Motorola, Inc. | A device with programmable memory and method of programming |
US6044006A (en) * | 1998-03-23 | 2000-03-28 | Siemens Aktiengesellschaft | Method for programming a ROM cell arrangement |
WO2002015196A1 (en) * | 2000-08-16 | 2002-02-21 | Infineon Technologies Ag | Memory location arrangement |
US20020163834A1 (en) * | 2000-08-14 | 2002-11-07 | Scheuerlein Roy E. | Integrated systems using vertically-stacked three-dimensional memory cells |
US6545891B1 (en) * | 2000-08-14 | 2003-04-08 | Matrix Semiconductor, Inc. | Modular memory device |
US6711043B2 (en) | 2000-08-14 | 2004-03-23 | Matrix Semiconductor, Inc. | Three-dimensional memory cache system |
US20040080675A1 (en) * | 2002-10-24 | 2004-04-29 | Pioneer Corporation | Receiving apparatus and receiving method |
US20040177266A1 (en) * | 2003-03-07 | 2004-09-09 | Moyer William C. | Data processing system with peripheral access protection and method therefor |
EP1508901A1 (en) * | 2003-08-18 | 2005-02-23 | STMicroelectronics S.A. | Memory circuit having nonvolatile identification memory and associated process |
US20070079146A1 (en) * | 2005-10-05 | 2007-04-05 | International Business Machines Corporation | System and method for providing a virtual binding for a worm storage system on rewritable media |
US20070078890A1 (en) * | 2005-10-05 | 2007-04-05 | International Business Machines Corporation | System and method for providing an object to support data structures in worm storage |
US20070079126A1 (en) * | 2005-10-05 | 2007-04-05 | International Business Machines Corporation | System and method for performing a trust-preserving migration of data objects from a source to a target |
US9832304B2 (en) | 2001-06-27 | 2017-11-28 | Skky, Llc | Media delivery platform |
US20230080617A1 (en) * | 2020-03-13 | 2023-03-16 | Hitachi Astemo, Ltd. | Sensor device |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4130889A (en) * | 1977-05-02 | 1978-12-19 | Monolithic Memories, Inc. | Programmable write-once, read-only semiconductor memory array using SCR current sink and current source devices |
US4152627A (en) * | 1977-06-10 | 1979-05-01 | Monolithic Memories Inc. | Low power write-once, read-only memory array |
US4733386A (en) * | 1985-05-02 | 1988-03-22 | Hitachi, Ltd. | Method of writing file data into a write-once type memory device |
US5175840A (en) * | 1985-10-02 | 1992-12-29 | Hitachi, Ltd. | Microcomputer having a PROM including data security and test circuitry |
US5226006A (en) * | 1991-05-15 | 1993-07-06 | Silicon Storage Technology, Inc. | Write protection circuit for use with an electrically alterable non-volatile memory card |
US5229972A (en) * | 1990-01-19 | 1993-07-20 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory system |
US5293610A (en) * | 1989-08-04 | 1994-03-08 | Motorola, Inc. | Memory system having two-level security system for enhanced protection against unauthorized access |
US5381369A (en) * | 1993-02-05 | 1995-01-10 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device using a command control system |
-
1995
- 1995-01-23 US US08/376,518 patent/US5553019A/en not_active Expired - Lifetime
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4130889A (en) * | 1977-05-02 | 1978-12-19 | Monolithic Memories, Inc. | Programmable write-once, read-only semiconductor memory array using SCR current sink and current source devices |
US4152627A (en) * | 1977-06-10 | 1979-05-01 | Monolithic Memories Inc. | Low power write-once, read-only memory array |
US4733386A (en) * | 1985-05-02 | 1988-03-22 | Hitachi, Ltd. | Method of writing file data into a write-once type memory device |
US5175840A (en) * | 1985-10-02 | 1992-12-29 | Hitachi, Ltd. | Microcomputer having a PROM including data security and test circuitry |
US5293610A (en) * | 1989-08-04 | 1994-03-08 | Motorola, Inc. | Memory system having two-level security system for enhanced protection against unauthorized access |
US5229972A (en) * | 1990-01-19 | 1993-07-20 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory system |
US5226006A (en) * | 1991-05-15 | 1993-07-06 | Silicon Storage Technology, Inc. | Write protection circuit for use with an electrically alterable non-volatile memory card |
US5381369A (en) * | 1993-02-05 | 1995-01-10 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device using a command control system |
Cited By (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6255643B1 (en) | 1996-05-14 | 2001-07-03 | Michel Sayag | Method and apparatus for generating a control signal |
WO1997043607A1 (en) * | 1996-05-14 | 1997-11-20 | Michel Sayag | Method and apparatus for generating a control signal |
US6320177B1 (en) | 1996-05-14 | 2001-11-20 | Michel Sayag | Method and apparatus for generating a control signal |
US6166370A (en) * | 1996-05-14 | 2000-12-26 | Michel Sayag | Method and apparatus for generating a control signal |
US5801681A (en) * | 1996-06-24 | 1998-09-01 | Sayag; Michel | Method and apparatus for generating a control signal |
EP0972286A4 (en) * | 1998-02-02 | 2004-02-25 | Motorola Inc | A device with programmable memory and method of programming |
EP0972286A1 (en) * | 1998-02-02 | 2000-01-19 | Motorola, Inc. | A device with programmable memory and method of programming |
US6044006A (en) * | 1998-03-23 | 2000-03-28 | Siemens Aktiengesellschaft | Method for programming a ROM cell arrangement |
US20020163834A1 (en) * | 2000-08-14 | 2002-11-07 | Scheuerlein Roy E. | Integrated systems using vertically-stacked three-dimensional memory cells |
US6545891B1 (en) * | 2000-08-14 | 2003-04-08 | Matrix Semiconductor, Inc. | Modular memory device |
US20030151959A1 (en) * | 2000-08-14 | 2003-08-14 | Matrix Semiconductor, Inc. | Modular memory device |
US6867992B2 (en) | 2000-08-14 | 2005-03-15 | Matrix Semiconductor, Inc. | Modular memory device |
US6711043B2 (en) | 2000-08-14 | 2004-03-23 | Matrix Semiconductor, Inc. | Three-dimensional memory cache system |
US6765813B2 (en) | 2000-08-14 | 2004-07-20 | Matrix Semiconductor, Inc. | Integrated systems using vertically-stacked three-dimensional memory cells |
WO2002015196A1 (en) * | 2000-08-16 | 2002-02-21 | Infineon Technologies Ag | Memory location arrangement |
US20030147285A1 (en) * | 2000-08-16 | 2003-08-07 | Udo Ausserlechner | Memory cell configuration |
US6744665B2 (en) | 2000-08-16 | 2004-06-01 | Infineon Technologies Ag | Memory cell configuration |
US9832304B2 (en) | 2001-06-27 | 2017-11-28 | Skky, Llc | Media delivery platform |
US7236213B2 (en) * | 2002-10-24 | 2007-06-26 | Pioneer Corporation | Receiving apparatus and receiving method of reduced power consumption for receiving a broadcast transmission |
US20040080675A1 (en) * | 2002-10-24 | 2004-04-29 | Pioneer Corporation | Receiving apparatus and receiving method |
WO2004081707A3 (en) * | 2003-03-07 | 2005-02-24 | Freescale Semiconductor Inc | Data processing system with peripheral access protection and method therefor |
US7434264B2 (en) * | 2003-03-07 | 2008-10-07 | Freescale Semiconductor, Inc. | Data processing system with peripheral access protection and method therefor |
US20040177266A1 (en) * | 2003-03-07 | 2004-09-09 | Moyer William C. | Data processing system with peripheral access protection and method therefor |
US7068538B2 (en) | 2003-08-18 | 2006-06-27 | Stmicroelectronics, S.A. | Memory circuit with non-volatile identification memory and associated method |
US20050078503A1 (en) * | 2003-08-18 | 2005-04-14 | Stmicroelectronics Sa | Memory circuit with non-volatile identification memory and associated method |
FR2859041A1 (en) * | 2003-08-18 | 2005-02-25 | St Microelectronics Sa | NON-VOLATILE MEMORY MEMORY CIRCUIT FOR IDENTIFICATION AND ASSOCIATED METHOD |
EP1508901A1 (en) * | 2003-08-18 | 2005-02-23 | STMicroelectronics S.A. | Memory circuit having nonvolatile identification memory and associated process |
US20090049086A1 (en) * | 2005-10-05 | 2009-02-19 | International Business Machines Corporation | System and method for providing an object to support data structures in worm storage |
US20070079126A1 (en) * | 2005-10-05 | 2007-04-05 | International Business Machines Corporation | System and method for performing a trust-preserving migration of data objects from a source to a target |
US7487178B2 (en) | 2005-10-05 | 2009-02-03 | International Business Machines Corporation | System and method for providing an object to support data structures in worm storage |
US20070079146A1 (en) * | 2005-10-05 | 2007-04-05 | International Business Machines Corporation | System and method for providing a virtual binding for a worm storage system on rewritable media |
US7747661B2 (en) | 2005-10-05 | 2010-06-29 | International Business Machines Corporation | System and method for providing a virtual binding for a worm storage system on rewritable media |
US20100223665A1 (en) * | 2005-10-05 | 2010-09-02 | International Business Machines Corporation | System and method for providing a virtual binding for a worm storage system on rewritable media |
US7996679B2 (en) | 2005-10-05 | 2011-08-09 | International Business Machines Corporation | System and method for performing a trust-preserving migration of data objects from a source to a target |
US8140602B2 (en) | 2005-10-05 | 2012-03-20 | International Business Machines Corporation | Providing an object to support data structures in worm storage |
US8195724B2 (en) | 2005-10-05 | 2012-06-05 | International Business Machines Corporation | Providing a virtual binding for a worm storage system on rewritable media |
US20070078890A1 (en) * | 2005-10-05 | 2007-04-05 | International Business Machines Corporation | System and method for providing an object to support data structures in worm storage |
US20230080617A1 (en) * | 2020-03-13 | 2023-03-16 | Hitachi Astemo, Ltd. | Sensor device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5553019A (en) | Write-once read-many memory using EEPROM cells | |
US5097445A (en) | Semiconductor integrated circuit with selective read and write inhibiting | |
US5001332A (en) | Method and circuit for manipulation-proof devaluation of EEPROMS | |
US5293610A (en) | Memory system having two-level security system for enhanced protection against unauthorized access | |
US7031188B2 (en) | Memory system having flash memory where a one-time programmable block is included | |
EP0851358B1 (en) | Processing system security | |
US4812675A (en) | Security element circuit for programmable logic array | |
US6947323B2 (en) | Chip protection register unlocking | |
US6229731B1 (en) | Nonvolatile semiconductor memory device with security function and protect function | |
US5345413A (en) | Default fuse condition for memory device after final test | |
US6076149A (en) | Programmable logic device using a two bit security scheme to prevent unauthorized access | |
US5890191A (en) | Method and apparatus for providing erasing and programming protection for electrically erasable programmable read only memory | |
JPH0350314B2 (en) | ||
KR20010070149A (en) | Microcontroller incorporating an electrically rewritable non-volatile memory | |
KR930014616A (en) | Nonvolatile Semiconductor Memory and Memory System Using the Nonvolatile Semiconductor Memory | |
US5604880A (en) | Computer system with a memory identification scheme | |
US6499092B1 (en) | Method and apparatus for performing access censorship in a data processing system | |
US5991194A (en) | Method and apparatus for providing accessible device information in digital memory devices | |
US9406388B2 (en) | Memory area protection system and methods | |
US4680736A (en) | Method for operating a user memory designed a non-volatile write-read memory, and arrangement for implementing the method | |
US5978915A (en) | Device for the protection of the access to memory words | |
JP3073748B2 (en) | Erasable and rewritable ROM protection device | |
JP4064703B2 (en) | Semiconductor memory device | |
EP0411255B1 (en) | Integrated circuit with CPU and memory system | |
US5928361A (en) | Data security device and method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MOTOROLA, INC., ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SANDVOS, JERRY A.;ALTON, KENNETH D.;REEL/FRAME:007330/0721 Effective date: 19950104 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657 Effective date: 20040404 Owner name: FREESCALE SEMICONDUCTOR, INC.,TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657 Effective date: 20040404 |
|
AS | Assignment |
Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424 Effective date: 20130521 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266 Effective date: 20131101 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037486/0517 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037518/0292 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:041703/0536 Effective date: 20151207 |
|
AS | Assignment |
Owner name: SHENZHEN XINGUODU TECHNOLOGY CO., LTD., CHINA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS.;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048734/0001 Effective date: 20190217 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:053547/0421 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001 Effective date: 20160912 |