US5384953A - Structure and a method for repairing electrical lines - Google Patents

Structure and a method for repairing electrical lines Download PDF

Info

Publication number
US5384953A
US5384953A US08/094,633 US9463393A US5384953A US 5384953 A US5384953 A US 5384953A US 9463393 A US9463393 A US 9463393A US 5384953 A US5384953 A US 5384953A
Authority
US
United States
Prior art keywords
electrically conductive
conductive material
line
deposited
electrical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US08/094,633
Inventor
Laertis Economikos
Richard P. Surprenant
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US08/094,633 priority Critical patent/US5384953A/en
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ECONOMIKOS, LAERTIS, SURPRENANT, RICHARD P.
Priority to JP6068480A priority patent/JP2528625B2/en
Priority to US08/249,413 priority patent/US5481138A/en
Application granted granted Critical
Publication of US5384953A publication Critical patent/US5384953A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/485Adaptation of interconnections, e.g. engineering charges, repair techniques
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/225Correcting or repairing of printed circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/09Use of materials for the conductive, e.g. metallic pattern
    • H05K1/092Dispersed materials, e.g. conductive pastes or inks
    • H05K1/095Dispersed materials, e.g. conductive pastes or inks for polymer thick films, i.e. having a permanent organic polymeric binder
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09009Substrate related
    • H05K2201/09063Holes or slots in insulating substrate not used for electrical connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/10234Metallic balls
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/07Treatments involving liquids, e.g. plating, rinsing
    • H05K2203/0756Uses of liquids, e.g. rinsing, coating, dissolving
    • H05K2203/0769Dissolving insulating materials, e.g. coatings, not used for developing resist after exposure
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/10Using electric, magnetic and electromagnetic fields; Using laser light
    • H05K2203/107Using laser light
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/12Using specific substances
    • H05K2203/121Metallo-organic compounds
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/13Moulding and encapsulation; Deposition techniques; Protective layers
    • H05K2203/1333Deposition techniques, e.g. coating
    • H05K2203/1338Chemical vapour deposition
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/17Post-manufacturing processes
    • H05K2203/173Adding connections between adjacent pads or conductors, e.g. for modifying or repairing
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0011Working of insulating substrates or insulating layers
    • H05K3/0017Etching of the substrate by chemical or physical means
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155Manufacturing circuit on or in base
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49718Repairing
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49718Repairing
    • Y10T29/49746Repairing by applying fluent material, e.g., coating, casting

Definitions

  • the present invention relates generally to a new structure and a method for repairing electrical lines, and more particularly, the invention encompasses a structure and a method for repairing electrical lines on a ceramic or a semiconductor substrate.
  • the most commonly found defects are opens, or cracks in lines, or shorts between lines. Most defects or faults in a conductor line are due to masking or improper deposition of the conductive material. But they could also be related to other factors, such as impure material or stretching the resolution limits of the lithography process.
  • the thin film redistribution lines may have opens due to contamination, process mishaps and physical damage.
  • the thin film redistribution and other interconnection lines are susceptible to defects which could result in the lines being electrically open. Defects could include voids, missing metal, various particle contamination or physical damage.
  • a redundant metal scheme helps to substantially reduce the number of defective lines, but this scheme does not eliminate them entirely.
  • Those lines identified as "open” after thin film electrical test can be repaired by processes such as laser CVD (Chemical Vapor Deposition) prior to a polyimide overcoat process. Occasionally a line becomes "open” during subsequent thermal processing. These defective conductors appear in the module or substrate, after pins, capacitors and chips are joined. If an "open" line should be found at this point, it is essential to repair the defect so that the module or the substrate or the package can be used.
  • Thin film metallurgical lines are often applied or deposited onto a dielectric material which acts as a carrier or substrate for the deposited features.
  • the sole purpose of this carrier may be the physical support of the thin film features as is the case of most dielectric polymers.
  • the carrier may also serve as part of the over-all electrical package in which thin film lines are deposited directly onto a single or multilayered ceramic substrate.
  • the thickness, width and pitch of a thin film line is dependant upon the desired electrical properties of the package. Often a single thin film line will vary in shape, width and proximity to adjacent features along its total path. As a result, process defects may result in opens across these thin film lines, as discussed earlier, at a point where the geometry of the line and the distance to the nearest feature could be very close. Again, the distance to the nearest feature vary widely from line to line.
  • LCVD Laser Chemical Vapor Deposition
  • the location to be repaired is located by methods well known in the art. After the open or location to be repaired has been site dressed, at least one blind hole or groove is formed in the material surrounding the open, typically, using an excimer laser. For best results two grooves or trenches or blind holes should be formed on the left and right side of the open or location to be repaired.
  • These grooves solve the two problems described above by directing more of the laser energy along the path of the defective line. As a result, more electrically conductive metal, such as, copper or gold, is deposited across defect in the line, leading to more reliable repairs. By directing the heat along the thin film line being repaired, less heat is allowed to migrate towards other features, thus eliminating the possibility of inadvertent shorting.
  • the invention is a novel method and an apparatus for providing a reliable repair for an open in a semiconductor item.
  • one purpose of this invention is to provide an apparatus and a method that will provide a reliable repair for an open in a semiconductor item.
  • Another purpose of this invention is to provide at least one trench adjacent to an open or an area to be repaired.
  • Still another purpose of this invention is to provide at least one slug that will provide electrical continuity to a thin film line while a portion of the slug is in a trench adjacent the open.
  • Yet another purpose of this invention is to eliminate shorting of adjacent lines during line repair.
  • this invention comprises a method for repairing electrical lines on a substrate comprising the following steps:
  • this invention comprises a repaired structure comprising a carrier having at least one electrical line, wherein at least a portion of said electrical line has a slug that provides electrical continuity to said electrical line and wherein said slug is formed subsequent to the formation of said electrical line, and at least one trench adjacent to at least a portion of said slug to accommodate any overflow material from said slug.
  • FIG. 1A illustrates a top view of an open on a ceramic substrate.
  • FIG. 1B illustrate a cross-sectional view taken along 1B--1B, from FIG. 1A.
  • FIGS. 2A, 2B and 2C illustrate one prior art process and structure of repairing the open of FIGS. 1A and 1B.
  • FIGS. 3A, 3B, 3C and 3D illustrate process and structure of the preferred embodiment of repairing the open of FIGS. 1A and 1B.
  • FIG. 4 illustrates a process and structure of another embodiment of repairing the open of FIG. 3A.
  • This invention describes various methods of repairing opens and near opens and latent defects in electrical conductor lines.
  • Latent defects include narrow neck or thin portion or other contamination related defects.
  • latent defects also means a small portion or section of a conductor line which has a higher resistance per unit length than the normal conductor line.
  • the narrow neck can be of a different shape, for example, the narrow neck could be a local reduction in the line width or a local reduction of line height or thickness or a portion of the line may be made of a material with lower conductivity than that of a normal line.
  • the narrow neck could also include a thin electrical connection or a bridge across an open circuit, or a crack which before stressing does not show up as an open.
  • An open as understood in the art, is any missing conductor across which current cannot flow or is significantly impeded. This typically establishes a resistance threshold above which the electrical conductive path is considered open.
  • Thin film is a term currently used by the industry to define lines that are formed on a substrate or a carrier that have a very small dimensions (of the order of a few micrometers). Thin films are so small that they can only be clearly seen using a microscope or similar such device. Therefore, the repairs of such conductive lines with such dimensions is equally difficult.
  • the method as disclosed by this invention is performed at relatively low temperatures, therefore, this method can be used on substrates with metal/polymer thin film wiring, or other organic materials. It can also be applied to printed circuit boards.
  • the protective coating is a polyimide layer or some other dielectric or insulator layer.
  • the material for the electrically conductive metal or material for the thin film line or for the nugget or repair segment is selected from a group comprising aluminum, antimony, bismuth, chromium, cobalt, copper, gold, indium, iron, lead, molybdenum, nickel, palladium, platinum, silver, tantalum, tin, titanium, tungsten, or alloys thereof.
  • At least a portion of the conductor line must be exposed and prepared by appropriate methods to allow subsequent repair. This is known as site-dressing. In some situations more than one portion of the electrical line will have to be exposed and prepared. In most situations, only a portion of the electrical line that will be used in the repair process needs to be exposed and site-dressed. During the site-dressing process it is preferred that at least a portion of the upper surface of the wire or the electrical line that is to be repaired is laser ablated, this is done for a number of reasons, such as to clean the upper surface of the electrical line.
  • the metallurgy in an existing circuit may consist of multiple layers, where the top most layer is a barrier metal, e.g. chromium, that oxidizes and forms a protective, insulating layer.
  • the circuit line could have been overcoated with a dielectric material, thus preventing direct access to the site.
  • the protective layer(s) must be removed, and in such a way that a good mechanical and electrical contact can be made between the repair or interconnection metallurgy and the existing circuitry.
  • the removal process In the operations required for repair using wire or solder, or combinations thereof, the removal process must also create a surface consistent with the additive process being used, either wettable by solder, or bondable by wire.
  • the removal operation can be readily controlled by adjusting the fluence, wavelength and number of laser pulses or shots used, in order not to damage the conductor line.
  • the thin film beneath the polymer, such as polyimide is a line, which has a metallurgical stack where the top layer is non-bondable to a metal unless a sub-layer is exposed which is more bondable.
  • This sublayer could be exposed using laser ablation.
  • the top layer is typically Cr, and once the polyimide or similar insulator coating is removed, Cr gets oxidized, thus preventing the repair.
  • the laser ablation could be used to remove the oxidized Cr layer and exposing a sub-layer, such as Cu, that can be used to carry out the line repair.
  • FIG. 1A illustrates a top view of a typical open or discontinuity 10, in an electrical line 11, on a substrate 17, such as a ceramic or a semiconductor substrate.
  • This open 10 could be due to a variety of reasons, such as a result of a manufacturing process defect or could be due to a deliberate attempt to fix an electrical connection.
  • FIG. 1B illustrate a cross-sectional view taken along 1B--1B, from FIG. 1A, to clearly show two wiring levels 13 and 15.
  • each of the levels could be made from the same material or different material.
  • the material for wiring levels 13 or 15, is typically selected from a group comprising aluminum, antimony, bismuth, chromium, cobalt, copper, gold, indium, iron, lead, molybdenum, nickel, palladium, platinum, silver, tantalum, tin, titanium, tungsten, or alloys thereof.
  • the substrate 17, could be single layer or a multilayer substrate, and the material for the substrate 17, could be selected from a group consisting of ceramic, glass ceramic, other insulative material, to name a few.
  • FIGS. 2A, 2B and 2C is one prior art process and structure of repairing the open 10, of FIGS. 1A and 1B.
  • a gold layer 29 is typically deposited by CVD (Chemical Vapor Deposition) process as clearly shown in FIGS. 2A and 2B, where FIG. 2B, is the cross-sectional view taken along line 2B--2B, of FIG. 2A.
  • FIG. 2C shows one prior art method of creating a discontinuity in region 27, where a laser beam is applied across the region 27, and cutting through the gold layer 29, into the substrate 17, and thus creating a trench or separation region 23. This prior method has worked very well except that it creates gold flaps 25, that in some situations create problems during subsequent processing of the substrate.
  • the adjacent electrical lines are also in some cases adversely affected by the heat that is generated during the process of cutting through the gold 29.
  • the laser has to cut through the material 29, which is typically a metal, and more energy is needed.
  • FIGS. 3A, 3B and 3C illustrate process and structure of the preferred embodiment of repairing the open of FIGS. 1A and 1B.
  • a trench 33 is made along both sides of the open 10, as shown in FIGS. 3A and 3B, where FIG. 3B, is a cross-sectional view taken along line 3B--3B, in FIG. 3A.
  • the trench 33 should be between the two adjacent electrical lines 11 and 21 and/or 11 and 31, such that it does not have any adverse affect on either of the electrical lines 11, 21 or 31.
  • the trench 33 should be slightly longer than the length of the open 10, so as to fully serve its purpose to be discussed later.
  • the trench 33 is made using methods well known in the art, such as laser ablation, ion milling, to name a few.
  • the trench 33 is made on the substrate 17, which is typically an insulator type material, such as ceramic or glass ceramic, and this material is typically much more soft and easy to cut than the metal material used to make the line connections.
  • the trench 33 is cut into the substrate 17, adjacent to the open 10, and between the electrical lines 11 and 21 and/or 11 and 31.
  • the trench 33 has a base 44, and two side walls 43 and 45.
  • the TSL (Top Surface Length) of the trench 33 should be such that it accommodates all of the material flowing into it, and further does not allow the material in it to contact the adjacent good lines.
  • the TSL comprises of the base length 44, and the two side walls 43 and 45, of the trench 33. Therefore, it does not matter if the base 44, is wide or the depth of the side walls 43 and 45, is deep to accommodate the material 29, flowing into it as long as that material 29, does not start contacting the adjacent lines 11, 21 or 31, and creating a short.
  • metal 29, such as gold is deposited using the standard prior art method, such as, CVD deposition or laser ablation, to name a few, which results in the gold or metal 29, being deposited in the open between the electrical line 11 and 21 and/or 11 and 31, and the excess deposited material 35, such as gold, flows into the trench 33, as more clearly shown in FIG. 3D, which is a cross-sectional view taken along line 3D--3D, in FIG. 3C.
  • the trench 33 of course has to be deep enough to capture all the excess material 35, as discussed earlier, so as not to create the prior art problem of the metal or gold forming a bridge between the two adjacent electrical lines 11 and 21 and/or 11 and 31.
  • the inventive structure illustrated in FIG. 3D does not exhibit the problems associated with the prior art method.
  • FIG. 4 illustrates a process and structure of another embodiment of repairing the open of FIG. 3A.
  • a slug or nugget 49 is physically placed in the open 10, after the area in and around the open 10, has already been site-dressed.
  • the slug or nugget 49 is then made to reflow, by methods well known in the art, such as, using a laser or hot gas reflow method, to name a few, so that the slug or nugget 49, physically makes an electrical connection between the two ends of the electrical line 11, and restores electrical connection to the line 11.
  • the excess material of the slug or nugget is allowed to flow into the adjacent trenches 33.
  • the slug or nugget 49 could be a solder or solder-type material, or an electrically conductive material that can be reflowed without damaging or harming the electrical lines 11, 21 or 31, or any of the features on the substrate 17.
  • the slug or nugget 49 could be an electrically conductive material that has a coating of a material that can be reflowed, such as, for example, a solder or a solder-type material.
  • the slug or nugget 49 could be secured to the line 11, by methods well known in the art, such as the method could be selected from a group comprising ultrasonic bonding, brazing, thermal compression bonding, or lasersonic bonding.
  • the deposited electrically conductive material 29 or 49 could be covered with at least one low temperature electrically conductive material, and wherein the low temperature electrically conductive material could be secured to the deposited electrically conductive material by a method selected from hot gas reflow, furnace reflow, thermode, or laser reflow.
  • solder could be secured to the electrical line by a method selected from hot gas reflow, furnace reflow, thermode, or laser reflow.
  • the metallurgical bond that is formed between the deposited electrically conductive material and the electrical line could be by melting of the solder.
  • the electrically conductive material could also be an electrically conductive organometallic material or an electrically conductive polymeric material.
  • the deposited electrically conductive material 29 or 49 could also have a coating of a low temperature electrically conductive material.
  • the further processing of the carrier or substrate could continue normally.
  • at least a portion of the deposited electrically conductive material could be covered with at least one insulator material, wherein the insulator material could be polymer.
  • the insulator material could be polymer.
  • the area of the site dressed location is at least 25 percent larger than the average cross-sectional dimensions of the electrical line.

Abstract

The present invention relates generally to a new structure and a method for repairing electrical lines, and more particularly, the invention encompasses a structure and a method for repairing electrical lines on a ceramic or a semiconductor substrate. On a substrate that has an open or an electrical discontinuity, one or more trenches or grooves are made next to the open, or discontinuity and using standard deposition process one or more metals are deposited in the open to provide or restore electrical continuity while the excess deposition material is allowed to drain or propagate into the trench.

Description

FIELD OF THE INVENTION
The present invention relates generally to a new structure and a method for repairing electrical lines, and more particularly, the invention encompasses a structure and a method for repairing electrical lines on a ceramic or a semiconductor substrate.
BACKGROUND OF THE INVENTION
With the advent of modern day electronics, the circuits on a PCB (Printed Circuit Board) or ceramic modules or chips have become more and more dense. As a result the electrical lines or conductor lines are thinner and narrower so that more of them can be placed in a given area. Therefore, the probability of the conductor lines having defects increases and each of the electronic line carriers has to be inspected for faults in the conductor lines. This inspection can be done visually (manually) or automatically, or the lines can also be electrically verified. Once a fault or defect is found, then it has to be located and repaired. Most of the methods presently under use require that the fault or defect be visually located by the operator, and then the defective conductor line is repaired.
The testing and repairing of the conductor lines are among the most critical steps in the packaging technology. This is because the electronic hardware must be reliable and free from defects, as they are very expensive to manufacture and the field failures cannot be repaired easily. To eliminate these immediate and potential defects, tremendous efforts are being made.
The most commonly found defects are opens, or cracks in lines, or shorts between lines. Most defects or faults in a conductor line are due to masking or improper deposition of the conductive material. But they could also be related to other factors, such as impure material or stretching the resolution limits of the lithography process. The thin film redistribution lines may have opens due to contamination, process mishaps and physical damage.
Another reason for opens is due to stresses generated during thermal cycles in the bond and test process used during assembly of PCB or ceramic modules. The thin film lines with cracks and other latent defects may also develop opens. These opens must be repaired in order to use the substrate or module or package which is otherwise electrically good.
Particularly, in the thin film processing, the thin film redistribution and other interconnection lines are susceptible to defects which could result in the lines being electrically open. Defects could include voids, missing metal, various particle contamination or physical damage. A redundant metal scheme helps to substantially reduce the number of defective lines, but this scheme does not eliminate them entirely. Those lines identified as "open" after thin film electrical test can be repaired by processes such as laser CVD (Chemical Vapor Deposition) prior to a polyimide overcoat process. Occasionally a line becomes "open" during subsequent thermal processing. These defective conductors appear in the module or substrate, after pins, capacitors and chips are joined. If an "open" line should be found at this point, it is essential to repair the defect so that the module or the substrate or the package can be used.
It is disclosed in, "Repairing Breaks in Printed Circuits," IBM Technical Disclosure Bulletin, Vol. 8, No. 11, Page 1469 (April, 1966), that small breaks in a line can be repaired by filling the gap in the broken line with a material that is cured at room temperature or higher to form a base conductive material. A conductive metal layer is then electroplated over the base conductive material to complete the repair. Using this process would require that lines to be repaired, on extremely dense packages with chips, capacitors and discrete wires in place, be isolated during electroplating. This would create significant handling and tooling problem.
"Open Conductor Repair For Glass Metal Module," IBM Technical Disclosure Bulletin, Vol. 14, No. 10, Page 2915 (March, 1972), discloses another method of making open repairs. Here a metal line to be transferred is aligned over the open or break, and using a laser beam, a portion of the metal layer is welded to each end of the broken line. This article also teaches that the line could be reflowed into the break using a laser or it could be evaporated into the break. Each of these features cannot be used with the present invention, because melting of high temperature conductive metals, such as copper, is used. Energy required to melt such lines by laser would damage polyimide adjacent to the lines to be repaired.
A rather complex process for repairs of opens is disclosed in U.S. Pat. No. 4,259,367 (Dougherty, Jr.), where a conductor patch line is interconnected onto a good line through an insulating layer. This requires the addition of new wiring layers with photolithographic techniques which would be incompatible with a substrate with components already in place.
Another method of repairing opens is by decal transfer as disclosed in U.S. Pat. No. 4,704,304 (Amendola, et al.), and presently assigned to IBM Corporation.
Still another method of electric circuit line repairs is taught in U.S. Pat. No. 4,630,355 (Johnson). A layer of phase-change material is deposited prior to the deposition of the conductive line and in case an open results in the conductive line, a current is passed so that a portion of the phase-change material becomes electrically conductive and makes an electrical bridge across the gap or open. This method is not suitable for repairs on polyimide films due to lack of adhesion of such phase-change materials to polyimide.
In U.S. Pat. No. 4,418,264 (Thorwarth), a specifically shaped metallic part is placed on the conductor path interruption and by means of microresistance welding, the metallic part is welded to the conductor to bridge the interruption. Welding involves melting of the repair material which when used on current "state of the art" thin film polymer packages could cause structural damage to the polymer. Welding also requires the passage of drive currents which would be incompatible with this invention as there may be active devices which are connected to the lines being repaired at different locations.
Another method of repairing opens and narrow necks has been disclosed in U.S. Pat. No. 4,919,971 (Chen). The defective site in the conductor line having a thin portion or a narrow neck does not have to be physically located to initiate the repairs. The process of this invention is self-induced, i.e., the passage of the drive current creates a hot spot at the defective site and conductive material is induced to be deposited at the defective site. The process of this invention is also self-limiting, i.e., when the defect has been repaired, the process will slow down and stop by itself. This technique requires the substrate to be immersed in a plating bath or be exposed to organometallic vapors which would make it incompatible with line repair processes where the active and passive components have already been mounted on a substrate.
"Conductive Line Jumper/Repair Connection in Glass Metal Module," IBM Technical Disclosure Bulletin, Vol 15, No. 8, Page 2423 (January, 1973), discloses another method of making open repairs. Here after the open has been located, a wire is placed across the open line and the wire is welded to each end of the open line. After welding, the repaired plane is glassed over leaving a surface suitable for developing another circuit layer. This process teaches the repairs of the carrier at the build level, and not at the functional module level. This process also requires the use of high melting point metals and a subsequent sintering of inorganic materials.
Another welding process for repairing of opens is discussed in, "Circuit Repair/Work of Metallized Polyimide Substrates," IBM Technical Disclosure Bulletin, Vol. 22, No. 9, Page 3986 (February, 1980). A piece of wire is jumpered across the open and both ends of the jumpered wire are welded to the circuit line, thus yielding a "continuous electrical line." This process also discloses the use of high melting point metals.
Another method of making circuit repairs is disclosed in, "Tailless Thermo-Compression Bonding," IBM Technical Disclosure Bulletin, Vol. 27, No. 5, Page 3041 (October, 1984), where the circuit line is repaired by passing an electric current between two electrodes which fuse the circuit line and the repair material together.
"Josephson Package Repair," IBM Technical Disclosure Bulletin, Vol. 26, No. 12, Pages 6244-6245 (May, 1984), is another example of making repairs. The faulty circuits are cut out by laser scribing, and the repair of an open is done by cutting the bad line next to the pad and using a third wiring level to reconnect to the proper pads. This process has the limitation of requiring photolithographic techniques to form the new wiring level. Furthermore, additional thin film process steps cannot be done after chips, pins etc, have been attached.
Laser deposition methods are also being developed for repairing circuit opens. As disclosed in U.S. patent application Ser. No. 223,487, filed on July 25, 1988, now U.S. Pat. No. 5,182,230, and presently assigned to IBM Corporation, an open circuit is repaired by laser induced electroplating process based on the thermobattery effect. One tip of the open conductor is heated with a laser beam, and a thermobattery is formed between the hot spot (tip of the conductor) and the cold part (normal section of the conductor). The laser heating of the tip induces the conductive material present in the plating solution to be formed at the hot tip. This process is continued until the growth of the conductive material joins the two open ends of the open, and a continuous electrical path is formed.
Another process for interconnecting thin-film electrical circuits is taught in U.S. Pat. No. 4,880,959, and presently assigned to IBM Corporation. Both ends of the existing circuit are partially ablated at the open defect site with pulses from an excimer laser, and then gold metal is deposited by LCVD (laser chemical vapor deposition). This process makes the repairs right after the thin film deposition, and prior to any subsequent module build (i.e. at the substrate level).
Under some circumstances a laser, as disclosed in U.S. Pat. No. 4,572,941 (Sciaky, et al.), could be used to make spot welds. The laser induced melting can cause structural damage to sensitive dielectrics and adjoining lines.
Thin film metallurgical lines are often applied or deposited onto a dielectric material which acts as a carrier or substrate for the deposited features. The sole purpose of this carrier may be the physical support of the thin film features as is the case of most dielectric polymers. The carrier may also serve as part of the over-all electrical package in which thin film lines are deposited directly onto a single or multilayered ceramic substrate.
The thickness, width and pitch of a thin film line is dependant upon the desired electrical properties of the package. Often a single thin film line will vary in shape, width and proximity to adjacent features along its total path. As a result, process defects may result in opens across these thin film lines, as discussed earlier, at a point where the geometry of the line and the distance to the nearest feature could be very close. Again, the distance to the nearest feature vary widely from line to line.
The use of Laser Chemical Vapor Deposition (LCVD) to repair opens on thin film lines requires that process parameters be established which take into account heat transfer at the repair site.
Typically, when electrically conductive material or metal, such as, gold, copper, etc, is deposited to bridge the open on a thin film line it leads to excess metal deposition on adjacent features if the distance between features is very close, say for example, less than 50 microns. In addition, once the bridging is formed, laser energy starts to dissipate away from the line to be repaired and starts entering the adjacent lines that got connected. The latter yields poor deposition on the repair site.
The process of this invention guards against both situations. Basically, the location to be repaired is located by methods well known in the art. After the open or location to be repaired has been site dressed, at least one blind hole or groove is formed in the material surrounding the open, typically, using an excimer laser. For best results two grooves or trenches or blind holes should be formed on the left and right side of the open or location to be repaired. These grooves solve the two problems described above by directing more of the laser energy along the path of the defective line. As a result, more electrically conductive metal, such as, copper or gold, is deposited across defect in the line, leading to more reliable repairs. By directing the heat along the thin film line being repaired, less heat is allowed to migrate towards other features, thus eliminating the possibility of inadvertent shorting.
SUMMARY AND PURPOSES OF THE INVENTION
The invention is a novel method and an apparatus for providing a reliable repair for an open in a semiconductor item.
Therefore, one purpose of this invention is to provide an apparatus and a method that will provide a reliable repair for an open in a semiconductor item.
Another purpose of this invention is to provide at least one trench adjacent to an open or an area to be repaired.
Still another purpose of this invention is to provide at least one slug that will provide electrical continuity to a thin film line while a portion of the slug is in a trench adjacent the open.
Yet another purpose of this invention is to eliminate shorting of adjacent lines during line repair.
In one aspect this invention comprises a method for repairing electrical lines on a substrate comprising the following steps:
a. locating said electrical line that needs to be repaired, and site dressing said location,
b. forming at least one trench on said substrate adjacent to said site dressed location such that at least a portion of said at least one trench is close to at least a portion of said site dressed location and said electrical line,
c. depositing electrically conductive material in said site dressed location to restore electrical continuity to said electrical line while allowing an excess portion of said deposited material to flow into at least a portion of said at least one trench.
In another aspect this invention comprises a repaired structure comprising a carrier having at least one electrical line, wherein at least a portion of said electrical line has a slug that provides electrical continuity to said electrical line and wherein said slug is formed subsequent to the formation of said electrical line, and at least one trench adjacent to at least a portion of said slug to accommodate any overflow material from said slug.
BRIEF DESCRIPTION OF THE DRAWINGS
The features of the invention believed to be novel and the elements characteristic of the invention are set forth with particularity in the appended claims. The figures are for illustration purposes only and are not drawn to scale. The invention itself, however, both as to organization and method of operation, may best be understood by reference to the detailed description which follows taken in conjunction with the accompanying drawings in which:
FIG. 1A, illustrates a top view of an open on a ceramic substrate.
FIG. 1B, illustrate a cross-sectional view taken along 1B--1B, from FIG. 1A.
FIGS. 2A, 2B and 2C, illustrate one prior art process and structure of repairing the open of FIGS. 1A and 1B.
FIGS. 3A, 3B, 3C and 3D, illustrate process and structure of the preferred embodiment of repairing the open of FIGS. 1A and 1B.
FIG. 4, illustrates a process and structure of another embodiment of repairing the open of FIG. 3A.
DETAILED DESCRIPTION OF THE INVENTION
This invention describes various methods of repairing opens and near opens and latent defects in electrical conductor lines.
Latent defects include narrow neck or thin portion or other contamination related defects. The term latent defects, as Used herein, also means a small portion or section of a conductor line which has a higher resistance per unit length than the normal conductor line. The narrow neck can be of a different shape, for example, the narrow neck could be a local reduction in the line width or a local reduction of line height or thickness or a portion of the line may be made of a material with lower conductivity than that of a normal line. The narrow neck could also include a thin electrical connection or a bridge across an open circuit, or a crack which before stressing does not show up as an open.
An open as understood in the art, is any missing conductor across which current cannot flow or is significantly impeded. This typically establishes a resistance threshold above which the electrical conductive path is considered open.
Thin film is a term currently used by the industry to define lines that are formed on a substrate or a carrier that have a very small dimensions (of the order of a few micrometers). Thin films are so small that they can only be clearly seen using a microscope or similar such device. Therefore, the repairs of such conductive lines with such dimensions is equally difficult.
The method as disclosed by this invention is performed at relatively low temperatures, therefore, this method can be used on substrates with metal/polymer thin film wiring, or other organic materials. It can also be applied to printed circuit boards.
In most cases the protective coating is a polyimide layer or some other dielectric or insulator layer. Typically, the material for the electrically conductive metal or material for the thin film line or for the nugget or repair segment is selected from a group comprising aluminum, antimony, bismuth, chromium, cobalt, copper, gold, indium, iron, lead, molybdenum, nickel, palladium, platinum, silver, tantalum, tin, titanium, tungsten, or alloys thereof.
In each case where an open has been formed, at least a portion of the conductor line must be exposed and prepared by appropriate methods to allow subsequent repair. This is known as site-dressing. In some situations more than one portion of the electrical line will have to be exposed and prepared. In most situations, only a portion of the electrical line that will be used in the repair process needs to be exposed and site-dressed. During the site-dressing process it is preferred that at least a portion of the upper surface of the wire or the electrical line that is to be repaired is laser ablated, this is done for a number of reasons, such as to clean the upper surface of the electrical line.
Interconnection or repair of thin film circuits can be difficult to make in some instances. For example, the metallurgy in an existing circuit may consist of multiple layers, where the top most layer is a barrier metal, e.g. chromium, that oxidizes and forms a protective, insulating layer. Similarly, the circuit line could have been overcoated with a dielectric material, thus preventing direct access to the site. Before a connection can be made in such circumstances, the protective layer(s) must be removed, and in such a way that a good mechanical and electrical contact can be made between the repair or interconnection metallurgy and the existing circuitry. In the operations required for repair using wire or solder, or combinations thereof, the removal process must also create a surface consistent with the additive process being used, either wettable by solder, or bondable by wire. The removal operation can be readily controlled by adjusting the fluence, wavelength and number of laser pulses or shots used, in order not to damage the conductor line.
In some cases the thin film beneath the polymer, such as polyimide, is a line, which has a metallurgical stack where the top layer is non-bondable to a metal unless a sub-layer is exposed which is more bondable. This sublayer could be exposed using laser ablation. In this situation the top layer is typically Cr, and once the polyimide or similar insulator coating is removed, Cr gets oxidized, thus preventing the repair. In such circumstances the laser ablation could be used to remove the oxidized Cr layer and exposing a sub-layer, such as Cu, that can be used to carry out the line repair.
One such cleaning of bonding surfaces using a laser is disclosed in, "Laser Ablative Cleaning of Bonding Surfaces," IBM Technical Disclosure Bulletin, Vol 32, No. 4A, Pages 429-430 (September, 1989).
FIG. 1A, illustrates a top view of a typical open or discontinuity 10, in an electrical line 11, on a substrate 17, such as a ceramic or a semiconductor substrate. This open 10, could be due to a variety of reasons, such as a result of a manufacturing process defect or could be due to a deliberate attempt to fix an electrical connection. On a typical substrate 17, there are one or more electrical lines 11, 21 or 31. These lines 11, 21 or 31, could be a single level line or multi-level lines 13 and 15, as shown in FIG. 1B. Furthermore, FIG. 1B, illustrate a cross-sectional view taken along 1B--1B, from FIG. 1A, to clearly show two wiring levels 13 and 15. Of course, one could have a plurality of wiring levels similar to levels 13 and 15, and each of the levels could be made from the same material or different material. The material for wiring levels 13 or 15, is typically selected from a group comprising aluminum, antimony, bismuth, chromium, cobalt, copper, gold, indium, iron, lead, molybdenum, nickel, palladium, platinum, silver, tantalum, tin, titanium, tungsten, or alloys thereof. The substrate 17, could be single layer or a multilayer substrate, and the material for the substrate 17, could be selected from a group consisting of ceramic, glass ceramic, other insulative material, to name a few.
The problem of an open such as open 10, has been solved in a number of ways; see for example, U.S. Pat. Nos. 5,153,408, 5,193,732, assigned to International Business Machines Corporation, and the disclosure of which is incorporated herein by reference. One such method of the prior are is illustrated in FIGS. 2A, 2B and 2C, which is one prior art process and structure of repairing the open 10, of FIGS. 1A and 1B. After the open 10, has been site dressed by methods well known in the art, a gold layer 29, is typically deposited by CVD (Chemical Vapor Deposition) process as clearly shown in FIGS. 2A and 2B, where FIG. 2B, is the cross-sectional view taken along line 2B--2B, of FIG. 2A. During this CVD process the gold layer 29, that is being deposited between the two ends of the open not only connects or repairs the line 11, but also flows and comes in physical contact with the adjacent lines 11, 21 or 31, in region 27. The gold material 29, in region 27, has to be removed or at least a portion of the gold material 29, must be severed in order not to create an electrical short between the two adjacent electrical lines 21 or 31. FIG. 2C, shows one prior art method of creating a discontinuity in region 27, where a laser beam is applied across the region 27, and cutting through the gold layer 29, into the substrate 17, and thus creating a trench or separation region 23. This prior method has worked very well except that it creates gold flaps 25, that in some situations create problems during subsequent processing of the substrate. Additionally, during the laser cutting process of the gold layer 29, in region 27, the adjacent electrical lines are also in some cases adversely affected by the heat that is generated during the process of cutting through the gold 29. Moreover, the laser has to cut through the material 29, which is typically a metal, and more energy is needed. Furthermore, there is more metal material 29, on the line 11, that had an open 10, side than the adjacent electrical side 11, 21 or 31, and so one has to make sure that neither of the electrical lines 11, 21 or 31, are damaged or adversely affected due to this laser cutting process. These and other problems have been overcome as a result of this invention.
FIGS. 3A, 3B and 3C, illustrate process and structure of the preferred embodiment of repairing the open of FIGS. 1A and 1B. After the open 10, has been site dressed by methods well known in the art, a trench 33, is made along both sides of the open 10, as shown in FIGS. 3A and 3B, where FIG. 3B, is a cross-sectional view taken along line 3B--3B, in FIG. 3A. Of course one can have more than one trench 33, on either side of the open 10. The trench 33, should be between the two adjacent electrical lines 11 and 21 and/or 11 and 31, such that it does not have any adverse affect on either of the electrical lines 11, 21 or 31. Of course one can have more than one trench 33, on either side of the open 10. Furthermore, the trench 33, should be slightly longer than the length of the open 10, so as to fully serve its purpose to be discussed later. The trench 33, is made using methods well known in the art, such as laser ablation, ion milling, to name a few. The trench 33, is made on the substrate 17, which is typically an insulator type material, such as ceramic or glass ceramic, and this material is typically much more soft and easy to cut than the metal material used to make the line connections.
As more clearly illustrated in FIG. 3B, the trench 33, is cut into the substrate 17, adjacent to the open 10, and between the electrical lines 11 and 21 and/or 11 and 31. The trench 33, has a base 44, and two side walls 43 and 45. For the purposes of illustration only three electrical lines 11, 21 or 31, on the substrate or carrier 17, are shown. Of course one could have more electrical lines and other features on the carrier 17. The TSL (Top Surface Length) of the trench 33, should be such that it accommodates all of the material flowing into it, and further does not allow the material in it to contact the adjacent good lines. The TSL comprises of the base length 44, and the two side walls 43 and 45, of the trench 33. Therefore, it does not matter if the base 44, is wide or the depth of the side walls 43 and 45, is deep to accommodate the material 29, flowing into it as long as that material 29, does not start contacting the adjacent lines 11, 21 or 31, and creating a short.
Subsequently, metal 29, such as gold, is deposited using the standard prior art method, such as, CVD deposition or laser ablation, to name a few, which results in the gold or metal 29, being deposited in the open between the electrical line 11 and 21 and/or 11 and 31, and the excess deposited material 35, such as gold, flows into the trench 33, as more clearly shown in FIG. 3D, which is a cross-sectional view taken along line 3D--3D, in FIG. 3C. The trench 33, of course has to be deep enough to capture all the excess material 35, as discussed earlier, so as not to create the prior art problem of the metal or gold forming a bridge between the two adjacent electrical lines 11 and 21 and/or 11 and 31. The inventive structure illustrated in FIG. 3D, does not exhibit the problems associated with the prior art method.
It was found that deeper grooves or trenches 33, in the substrate 17, lead to better results. There may be product or other physical limitations that may exist, however, which may prevent the use of deep grooves 33, such as thin dielectric material in a multilayer thin film structure or underlying wiring or features being too close to the surface that is being used to form these trenches or grooves 33. In these cases, a series of two or more shallow grooves 33, in parallel between the electrical lines 11, 21 or 31, would also produce the desired effects. A series of parallel grooves 33, also increases the effective length of heat transfer between adjacent features, such as the electrical lines 11, 21 or 31, and further acts to increase heat dissipation.
FIG. 4, illustrates a process and structure of another embodiment of repairing the open of FIG. 3A. A slug or nugget 49, is physically placed in the open 10, after the area in and around the open 10, has already been site-dressed. The slug or nugget 49, is then made to reflow, by methods well known in the art, such as, using a laser or hot gas reflow method, to name a few, so that the slug or nugget 49, physically makes an electrical connection between the two ends of the electrical line 11, and restores electrical connection to the line 11. The excess material of the slug or nugget is allowed to flow into the adjacent trenches 33. The slug or nugget 49, could be a solder or solder-type material, or an electrically conductive material that can be reflowed without damaging or harming the electrical lines 11, 21 or 31, or any of the features on the substrate 17. Of course the slug or nugget 49, could be an electrically conductive material that has a coating of a material that can be reflowed, such as, for example, a solder or a solder-type material. The slug or nugget 49, could be secured to the line 11, by methods well known in the art, such as the method could be selected from a group comprising ultrasonic bonding, brazing, thermal compression bonding, or lasersonic bonding.
Furthermore, at least a portion of the deposited electrically conductive material 29 or 49, could be covered with at least one low temperature electrically conductive material, and wherein the low temperature electrically conductive material could be secured to the deposited electrically conductive material by a method selected from hot gas reflow, furnace reflow, thermode, or laser reflow.
Moreover, at least a portion of the deposited electrically conductive material could be covered with solder, and wherein the solder could be secured to the electrical line by a method selected from hot gas reflow, furnace reflow, thermode, or laser reflow.
The metallurgical bond that is formed between the deposited electrically conductive material and the electrical line could be by melting of the solder. The electrically conductive material could also be an electrically conductive organometallic material or an electrically conductive polymeric material. The deposited electrically conductive material 29 or 49, could also have a coating of a low temperature electrically conductive material.
After the open has been repaired the further processing of the carrier or substrate could continue normally. For, example, at least a portion of the deposited electrically conductive material could be covered with at least one insulator material, wherein the insulator material could be polymer. Of course for any subsequent processing it would be advantageous to at least planarize the repaired area so that subsequent levels do not pose any manufacturing or reliability problems.
It would be preferred that the area of the site dressed location is at least 25 percent larger than the average cross-sectional dimensions of the electrical line.
The following example is intended to further illustrate the invention and is not intended to limit the scope of the invention in any manner.
EXAMPLE
Experimentation was performed on two layers of thin film metallurgy that had been deposited on a polyimide carrier. The electrical lines that were formed were about 30 to about 40 microns in width and approximately 6 microns in height. Opens were created in the thin film lines using an excimer laser and various configurations of grooves or trenches around these simulated open defects were performed. The grooves or trenches that were made ranged from about 5 microns to about 15 microns in width and from about 2 to about 10 microns in depth. Experiments indicated that deeper grooves or trenches in the surrounding material lead to better results. There may be product or other physical limitations that may exist, however, which may prevent the use of deep grooves, such as thin dielectric material in a multilayer thin film structure or underlying wiring lines being too close to the surface that is being used to form these trenches or grooves. In these cases, a series of two or more shallow grooves in parallel would also produce the desired effects. A series of parallel grooves increases the effective length of heat transfer between adjacent features and acts as a heat dissipation mechanism.
While the present invention has been particularly described, in conjunction with a specific preferred embodiment, it is evident that many alternatives, modifications and variations will be apparent to those skilled in the art in light of the foregoing description. It is therefore contemplated that the appended claims will embrace any such alternatives, modifications and variations as falling within the true scope and spirit of the present invention.

Claims (19)

What is claimed is:
1. A method for repairing electrical lines on a substrate comprising the following steps:
a. locating said electrical line that needs to be repaired, and site dressing said location,
b. forming at least one trench on said substrate adjacent to said site dressed location such that at least a portion of said at least one trench is close to at least a portion of said site dressed location and said electrical line,
c. depositing electrically conductive material in said site dressed location to restore electrical continuity to said electrical line while allowing an excess portion of said deposited material to flow into at least a portion of said at least one trench.
2. The method of claim 1, further comprising at least two trenches.
3. The method of claim 2, wherein at least one trench is on one side of said site dressed location while at least a second trench is on the opposite side of said site dressed location.
4. The method of claim 1, wherein said electrically conductive material is deposited using a process selected from a group consisting of CVD deposition or laser ablation.
5. The method of claim 1, wherein said electrically conductive material is selected from a group comprising aluminum, antimony, bismuth, chromium, cobalt, copper, gold, indium, iron, lead, molybdenum, nickel, palladium, platinum, silver, tantalum, tin, titanium, tungsten, or alloys thereof.
6. The method of claim 1, wherein the upper surface of said electrical line to be repaired is laser ablated.
7. The method of claim 1, wherein the area of said site dressed location is at least 25 percent larger than the average cross-sectional dimensions of said electrical line.
8. The method of claim 1, wherein said electrical line is in a thin film packaging structure.
9. The method of claim 1, wherein at least a portion of said deposited electrically conductive material is covered with at least one insulator material.
10. The method of claim 1, wherein at least a portion of said deposited electrically conductive material is covered with at least one polymer material.
11. The method of claim 1, wherein said deposited electrically conductive material is a nugget, and wherein said nugget is secured to said line, by a method selected from a group comprising ultrasonic bonding, brazing, thermal compression bonding, or lasersonic bonding.
12. The method of claim 1, wherein at least a portion of said deposited electrically conductive material is covered with at least one low temperature electrically conductive material, and wherein said low temperature electrically conductive material is secured to said deposited electrically conductive material by a method selected from hot gas reflow, furnace reflow, thermode, or laser reflow.
13. The method of claim 1, wherein at least a portion of said deposited electrically conductive material is covered with solder, and wherein said solder is secured to said electrical line by a method selected from hot gas reflow, furnace reflow, thermode, or laser reflow.
14. The method of claim 13, wherein a metallurgical bond is formed between said deposited electrically conductive material and said electrical line by melting of said solder.
15. The method of claim 1, wherein said electrically conductive material is an electrically conductive organometallic material.
16. The method of claim 1, wherein said electrically conductive material is an electrically conductive polymeric material.
17. The method of claim 1, wherein at least a portion of said deposited electrically conductive material has a coating of a low temperature electrically conductive material.
18. The method of claim 1, wherein said defective electrical line is a thin-film line.
19. The method of claim 1, wherein at least a portion of said at least one trench is substantially parallel to at least a portion of said site dressed location.
US08/094,633 1993-07-21 1993-07-21 Structure and a method for repairing electrical lines Expired - Fee Related US5384953A (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US08/094,633 US5384953A (en) 1993-07-21 1993-07-21 Structure and a method for repairing electrical lines
JP6068480A JP2528625B2 (en) 1993-07-21 1994-04-06 Method for repairing conductor on board and repaired structure
US08/249,413 US5481138A (en) 1993-07-21 1994-05-26 Structure and a method for repairing electrical lines

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/094,633 US5384953A (en) 1993-07-21 1993-07-21 Structure and a method for repairing electrical lines

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US08/249,413 Division US5481138A (en) 1993-07-21 1994-05-26 Structure and a method for repairing electrical lines

Publications (1)

Publication Number Publication Date
US5384953A true US5384953A (en) 1995-01-31

Family

ID=22246276

Family Applications (2)

Application Number Title Priority Date Filing Date
US08/094,633 Expired - Fee Related US5384953A (en) 1993-07-21 1993-07-21 Structure and a method for repairing electrical lines
US08/249,413 Expired - Fee Related US5481138A (en) 1993-07-21 1994-05-26 Structure and a method for repairing electrical lines

Family Applications After (1)

Application Number Title Priority Date Filing Date
US08/249,413 Expired - Fee Related US5481138A (en) 1993-07-21 1994-05-26 Structure and a method for repairing electrical lines

Country Status (2)

Country Link
US (2) US5384953A (en)
JP (1) JP2528625B2 (en)

Cited By (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5832595A (en) * 1993-06-15 1998-11-10 Hitachi, Ltd. Method of modifying conductive lines of an electronic circuit board and its apparatus
US6197676B1 (en) * 1999-01-06 2001-03-06 Intel Corporation Method of forming metal lines
US20030108664A1 (en) * 2001-10-05 2003-06-12 Kodas Toivo T. Methods and compositions for the formation of recessed electrical features on a substrate
US6651322B1 (en) * 2000-12-28 2003-11-25 Unisys Corporation Method of reworking a multilayer printed circuit board assembly
US20060159838A1 (en) * 2005-01-14 2006-07-20 Cabot Corporation Controlling ink migration during the formation of printable electronic features
US20060159899A1 (en) * 2005-01-14 2006-07-20 Chuck Edwards Optimized multi-layer printing of electronics and displays
US20060158497A1 (en) * 2005-01-14 2006-07-20 Karel Vanheusden Ink-jet printing of compositionally non-uniform features
US20060159603A1 (en) * 2005-01-14 2006-07-20 Cabot Corporation Separation of metal nanoparticles
US20060158470A1 (en) * 2005-01-14 2006-07-20 Cabot Corporation Printable electronic features on non-uniform substrate and processes for making same
US20060163744A1 (en) * 2005-01-14 2006-07-27 Cabot Corporation Printable electrical conductors
US20060190917A1 (en) * 2005-01-14 2006-08-24 Cabot Corporation System and process for manufacturing application specific printable circuits (ASPC'S) and other custom electronic devices
US20060190918A1 (en) * 2005-01-14 2006-08-24 Cabot Corporation System and process for manufacturing custom electronics by combining traditional electronics with printable electronics
US20070104605A1 (en) * 1997-02-24 2007-05-10 Cabot Corporation Silver-containing particles, method and apparatus of manufacture, silver-containing devices made therefrom
US20070190298A1 (en) * 2005-01-14 2007-08-16 Cabot Corporation Security features, their use and processes for making them
KR101055507B1 (en) * 2009-04-09 2011-08-08 삼성전기주식회사 Repair structure and repair method of pattern part
US20110278269A1 (en) * 2009-03-02 2011-11-17 Orbotech Ltd. Method and system for electrical circuit repair
US8383014B2 (en) 2010-06-15 2013-02-26 Cabot Corporation Metal nanoparticle compositions
US8597397B2 (en) 2005-01-14 2013-12-03 Cabot Corporation Production of metal nanoparticles
CN113345920A (en) * 2021-05-26 2021-09-03 深圳市华星光电半导体显示技术有限公司 Array substrate and preparation method and repair method thereof

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6081426A (en) * 1996-09-18 2000-06-27 Shinko Electric Industries Co., Ltd. Semiconductor package having a heat slug
KR19980024134A (en) * 1996-09-18 1998-07-06 모기 쥰이찌 Semiconductor package
JP3677403B2 (en) * 1998-12-07 2005-08-03 パイオニア株式会社 Heat dissipation structure
US7873936B2 (en) * 2008-01-04 2011-01-18 International Business Machines Corporation Method for quantifying the manufactoring complexity of electrical designs

Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4258078A (en) * 1978-06-22 1981-03-24 Bell Telephone Laboratories, Incorporated Metallization for integrated circuits
US4259367A (en) * 1979-07-30 1981-03-31 International Business Machines Corporation Fine line repair technique
US4403410A (en) * 1980-01-23 1983-09-13 International Computers Limited Manufacture of printed circuit boards
US4418264A (en) * 1980-07-08 1983-11-29 Siemens Aktiengesellschaft Device and method for repairing conductor path breaks by welding
US4572941A (en) * 1983-06-27 1986-02-25 Sciaky, S.A. Method of and installation for spot-welding by laser beam
US4615765A (en) * 1985-02-01 1986-10-07 General Electric Company Self-registered, thermal processing technique using a pulsed heat source
US4630355A (en) * 1985-03-08 1986-12-23 Energy Conversion Devices, Inc. Electric circuits having repairable circuit lines and method of making the same
US4704304A (en) * 1986-10-27 1987-11-03 International Business Machines Corporation Method for repair of opens in thin film lines on a substrate
US4714684A (en) * 1986-01-09 1987-12-22 Agency Of Industrial Science And Technology Method of forming single crystal layer on dielectric layer by controlled rapid heating
US4756927A (en) * 1986-05-29 1988-07-12 Massachusetts Institute Of Technology Method and apparatus for refractory metal deposition
US4877481A (en) * 1987-05-28 1989-10-31 Semiconductor Energy Laboratory Co., Ltd. Patterning method by laser scribing
US4880959A (en) * 1988-10-26 1989-11-14 International Business Machines Corporation Process for interconnecting thin-film electrical circuits
US4882200A (en) * 1987-05-21 1989-11-21 General Electric Company Method for photopatterning metallization via UV-laser ablation of the activator
US4906491A (en) * 1983-07-04 1990-03-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device manufacturing methods
US4908938A (en) * 1988-05-26 1990-03-20 Siemens Aktiengesellschaft Method for repairing interconnect interruptions by bridging with congruent preforms
US4919971A (en) * 1988-09-23 1990-04-24 International Business Machines Corporation Self-induced repairing of conductor lines
US5064681A (en) * 1986-08-21 1991-11-12 International Business Machines Corporation Selective deposition process for physical vapor deposition
US5091218A (en) * 1989-03-06 1992-02-25 Motorola, Inc. Method for producing a metallized pattern on a substrate
US5130172A (en) * 1988-10-21 1992-07-14 The Regents Of The University Of California Low temperature organometallic deposition of metals
US5145714A (en) * 1990-10-30 1992-09-08 Mcnc Metal-organic chemical vapor deposition for repairing broken lines in microelectronic packages
US5153408A (en) * 1990-10-31 1992-10-06 International Business Machines Corporation Method and structure for repairing electrical lines
US5182230A (en) * 1988-07-25 1993-01-26 International Business Machines Corporation Laser methods for circuit repair on integrated circuits and substrates
US5193732A (en) * 1991-10-04 1993-03-16 International Business Machines Corporation Apparatus and methods for making simultaneous electrical connections

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5229845A (en) * 1989-06-26 1993-07-20 Sumitomo Electric Industries, Ltd. Electroconductive thin film of organic charge transfer complexes of bisethylenedithiatetrathiafulvalene
JPH03171663A (en) * 1989-11-29 1991-07-25 Toshiba Corp Semiconductor memory device and manufacture thereof
FI91573C (en) * 1990-01-04 1994-07-11 Neste Oy Method for manufacturing electronic and electro-optical components and circuits

Patent Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4258078A (en) * 1978-06-22 1981-03-24 Bell Telephone Laboratories, Incorporated Metallization for integrated circuits
US4259367A (en) * 1979-07-30 1981-03-31 International Business Machines Corporation Fine line repair technique
US4403410A (en) * 1980-01-23 1983-09-13 International Computers Limited Manufacture of printed circuit boards
US4418264A (en) * 1980-07-08 1983-11-29 Siemens Aktiengesellschaft Device and method for repairing conductor path breaks by welding
US4572941A (en) * 1983-06-27 1986-02-25 Sciaky, S.A. Method of and installation for spot-welding by laser beam
US4906491A (en) * 1983-07-04 1990-03-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device manufacturing methods
US4615765A (en) * 1985-02-01 1986-10-07 General Electric Company Self-registered, thermal processing technique using a pulsed heat source
US4630355A (en) * 1985-03-08 1986-12-23 Energy Conversion Devices, Inc. Electric circuits having repairable circuit lines and method of making the same
US4714684A (en) * 1986-01-09 1987-12-22 Agency Of Industrial Science And Technology Method of forming single crystal layer on dielectric layer by controlled rapid heating
US4756927A (en) * 1986-05-29 1988-07-12 Massachusetts Institute Of Technology Method and apparatus for refractory metal deposition
US5064681A (en) * 1986-08-21 1991-11-12 International Business Machines Corporation Selective deposition process for physical vapor deposition
US4704304A (en) * 1986-10-27 1987-11-03 International Business Machines Corporation Method for repair of opens in thin film lines on a substrate
US4882200A (en) * 1987-05-21 1989-11-21 General Electric Company Method for photopatterning metallization via UV-laser ablation of the activator
US4877481A (en) * 1987-05-28 1989-10-31 Semiconductor Energy Laboratory Co., Ltd. Patterning method by laser scribing
US4908938A (en) * 1988-05-26 1990-03-20 Siemens Aktiengesellschaft Method for repairing interconnect interruptions by bridging with congruent preforms
US5182230A (en) * 1988-07-25 1993-01-26 International Business Machines Corporation Laser methods for circuit repair on integrated circuits and substrates
US4919971A (en) * 1988-09-23 1990-04-24 International Business Machines Corporation Self-induced repairing of conductor lines
US5130172A (en) * 1988-10-21 1992-07-14 The Regents Of The University Of California Low temperature organometallic deposition of metals
US4880959A (en) * 1988-10-26 1989-11-14 International Business Machines Corporation Process for interconnecting thin-film electrical circuits
US5091218A (en) * 1989-03-06 1992-02-25 Motorola, Inc. Method for producing a metallized pattern on a substrate
US5145714A (en) * 1990-10-30 1992-09-08 Mcnc Metal-organic chemical vapor deposition for repairing broken lines in microelectronic packages
US5153408A (en) * 1990-10-31 1992-10-06 International Business Machines Corporation Method and structure for repairing electrical lines
US5193732A (en) * 1991-10-04 1993-03-16 International Business Machines Corporation Apparatus and methods for making simultaneous electrical connections

Non-Patent Citations (13)

* Cited by examiner, † Cited by third party
Title
IBM Tech Disclosure Bull vol. 9 No. 10, Mar. 1967 p. 1369 by Feulner. *
IBM Technical Disclosure Bulletin (Anderson, et al.), vol. 26, No. 12, pp. 6244 6245 (May 1984), entitled Josephson Package Repair . *
IBM Technical Disclosure Bulletin (Anderson, et al.), vol. 26, No. 12, pp. 6244-6245 (May 1984), entitled "Josephson Package Repair".
IBM Technical Disclosure Bulletin (Bakos, et al.), vol. 22, No. 9, pp. 3986 3987 (Feb. 1980), entitled Circuit Repair/Work of Metallized Polyimide Substrates . *
IBM Technical Disclosure Bulletin (Bakos, et al.), vol. 22, No. 9, pp. 3986-3987 (Feb. 1980), entitled "Circuit Repair/Work of Metallized Polyimide Substrates".
IBM Technical Disclosure Bulletin (Gobran), vol. 27, No. 5, p. 3041 (Oct. 1984), entitled "Tailless Thermo-Compression Bonding".
IBM Technical Disclosure Bulletin (Gobran), vol. 27, No. 5, p. 3041 (Oct. 1984), entitled Tailless Thermo Compression Bonding . *
IBM Technical Disclosure Bulletin (Mackey, et al.), vol. 15, No. 8, p. 2423 (Jan. 1973), entitled "Conductive Line Jumper/Repair Connection in Glass Metal Module".
IBM Technical Disclosure Bulletin (Mackey, et al.), vol. 15, No. 8, p. 2423 (Jan. 1973), entitled Conductive Line Jumper/Repair Connection in Glass Metal Module . *
IBM Technical Disclosure Bulletin (Mutnick), vol. 8, No. 11, p. 1469 (Apr. 1966), entitled "Repairing Breaks in Printed Circuits".
IBM Technical Disclosure Bulletin (Mutnick), vol. 8, No. 11, p. 1469 (Apr. 1966), entitled Repairing Breaks in Printed Circuits . *
IBM Technical Disclosure Bulletin (Tappen), vol. 14, No. 10, p. 2915 (Mar. 1972), entitled "Open Conductor Repair for Glass Metal Module".
IBM Technical Disclosure Bulletin (Tappen), vol. 14, No. 10, p. 2915 (Mar. 1972), entitled Open Conductor Repair for Glass Metal Module . *

Cited By (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5832595A (en) * 1993-06-15 1998-11-10 Hitachi, Ltd. Method of modifying conductive lines of an electronic circuit board and its apparatus
US20070104605A1 (en) * 1997-02-24 2007-05-10 Cabot Corporation Silver-containing particles, method and apparatus of manufacture, silver-containing devices made therefrom
US7621976B2 (en) 1997-02-24 2009-11-24 Cabot Corporation Coated silver-containing particles, method and apparatus of manufacture, and silver-containing devices made therefrom
US6197676B1 (en) * 1999-01-06 2001-03-06 Intel Corporation Method of forming metal lines
US6651322B1 (en) * 2000-12-28 2003-11-25 Unisys Corporation Method of reworking a multilayer printed circuit board assembly
US20030108664A1 (en) * 2001-10-05 2003-06-12 Kodas Toivo T. Methods and compositions for the formation of recessed electrical features on a substrate
US20080008822A1 (en) * 2001-10-05 2008-01-10 Cabot Corporation Controlling ink migration during the formation of printable electronic features
US20070117271A1 (en) * 2001-10-05 2007-05-24 Cabot Corporation Methods and compositions for the formation of recessed electrical features on a substrate
US20060159603A1 (en) * 2005-01-14 2006-07-20 Cabot Corporation Separation of metal nanoparticles
US7575621B2 (en) 2005-01-14 2009-08-18 Cabot Corporation Separation of metal nanoparticles
US20060190917A1 (en) * 2005-01-14 2006-08-24 Cabot Corporation System and process for manufacturing application specific printable circuits (ASPC'S) and other custom electronic devices
US20060189113A1 (en) * 2005-01-14 2006-08-24 Cabot Corporation Metal nanoparticle compositions
US20060190918A1 (en) * 2005-01-14 2006-08-24 Cabot Corporation System and process for manufacturing custom electronics by combining traditional electronics with printable electronics
US20070034052A1 (en) * 2005-01-14 2007-02-15 Cabot Corporation Production of metal nanoparticles
US20060158470A1 (en) * 2005-01-14 2006-07-20 Cabot Corporation Printable electronic features on non-uniform substrate and processes for making same
US20060158497A1 (en) * 2005-01-14 2006-07-20 Karel Vanheusden Ink-jet printing of compositionally non-uniform features
US20070190298A1 (en) * 2005-01-14 2007-08-16 Cabot Corporation Security features, their use and processes for making them
US20060159899A1 (en) * 2005-01-14 2006-07-20 Chuck Edwards Optimized multi-layer printing of electronics and displays
US7533361B2 (en) 2005-01-14 2009-05-12 Cabot Corporation System and process for manufacturing custom electronics by combining traditional electronics with printable electronics
US20060163744A1 (en) * 2005-01-14 2006-07-27 Cabot Corporation Printable electrical conductors
US20060159838A1 (en) * 2005-01-14 2006-07-20 Cabot Corporation Controlling ink migration during the formation of printable electronic features
US7749299B2 (en) 2005-01-14 2010-07-06 Cabot Corporation Production of metal nanoparticles
US8668848B2 (en) 2005-01-14 2014-03-11 Cabot Corporation Metal nanoparticle compositions for reflective features
US8597397B2 (en) 2005-01-14 2013-12-03 Cabot Corporation Production of metal nanoparticles
US8167393B2 (en) 2005-01-14 2012-05-01 Cabot Corporation Printable electronic features on non-uniform substrate and processes for making same
US8334464B2 (en) 2005-01-14 2012-12-18 Cabot Corporation Optimized multi-layer printing of electronics and displays
US20110278269A1 (en) * 2009-03-02 2011-11-17 Orbotech Ltd. Method and system for electrical circuit repair
KR101055507B1 (en) * 2009-04-09 2011-08-08 삼성전기주식회사 Repair structure and repair method of pattern part
US8383014B2 (en) 2010-06-15 2013-02-26 Cabot Corporation Metal nanoparticle compositions
CN113345920A (en) * 2021-05-26 2021-09-03 深圳市华星光电半导体显示技术有限公司 Array substrate and preparation method and repair method thereof

Also Published As

Publication number Publication date
JPH0745747A (en) 1995-02-14
JP2528625B2 (en) 1996-08-28
US5481138A (en) 1996-01-02

Similar Documents

Publication Publication Date Title
US5384953A (en) Structure and a method for repairing electrical lines
US5543584A (en) Structure for repairing electrical lines
US5493076A (en) Structure for repairing semiconductor substrates
EP0536076B1 (en) Apparatus and methods for making simultaneous electrical connections
US5288007A (en) Apparatus and methods for making simultaneous electrical connections
US5290986A (en) Thermally assisted shorts removal process for glass ceramic product using an RF field
EP0244666B1 (en) Balltape structure for tape automated bonding, multilayer packaging and universal chip interconnection
US6033939A (en) Method for providing electrically fusible links in copper interconnection
EP0206337B1 (en) Multilayer wiring substrate with engineering change pads
KR100304993B1 (en) Bump Integrated Circuit Package Membrane Circuit Metal System
US7294909B2 (en) Electronic package repair process
KR940004770A (en) Detachable Metal Bonding Method
US20120228013A1 (en) Defective conductive surface pad repair for microelectronic circuit cards
US4403410A (en) Manufacture of printed circuit boards
US6423939B1 (en) Micro soldering method and apparatus
US4855871A (en) Thin film semiconductor interconnect module
US7145243B2 (en) Photo-thermal induced diffusion
KR100517010B1 (en) The flip chip bonding method using induction heating body in the AC magnetic field and the apparatus which uses the same method
KR19990035999A (en) How to contact parts without flux
Wassick et al. Open repair technologies for MCM-D
WO1998051135A1 (en) Improvements in the manufacturing processes of service boxes and their parts
Brofman et al. Electrical connections to the thermal conduction modules of the IBM Enterprise System/9000 water-cooled processors
KR20230113533A (en) Method for manufacturing a conductive part, method for manufacturing an electronic part including a conductive part, method for manufacturing a product in which electronic parts including a conductive part are assembled, conductive part, electronic part having a conductive part, product containing an electronic part including a conductive part
Greig Chip & wire assembly
JPH08101242A (en) Circuit inspection method of circuit wiring board

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ECONOMIKOS, LAERTIS;SURPRENANT, RICHARD P.;REEL/FRAME:006644/0550

Effective date: 19930719

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20070131