US4837748A - Counting RAM - Google Patents
Counting RAM Download PDFInfo
- Publication number
- US4837748A US4837748A US07/038,107 US3810787A US4837748A US 4837748 A US4837748 A US 4837748A US 3810787 A US3810787 A US 3810787A US 4837748 A US4837748 A US 4837748A
- Authority
- US
- United States
- Prior art keywords
- counter
- memory
- contents
- count
- memory location
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 claims abstract description 5
- 230000006870 function Effects 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 6
- 239000000872 buffer Substances 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 238000007689 inspection Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 238000010183 spectrum analysis Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/102—External programming circuits, e.g. EPROM programmers; In-circuit programming or reprogramming; EPROM emulators
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/04—Arrangements for selecting an address in a digital store using a sequential addressing device, e.g. shift register, counter
Definitions
- the present invention relates to circuits for counting a plurality of events in real time.
- such counts are maintained by using a number of different counters, with each individual counter being assigned to a particular event in the series of events being monitored. Each time that event occurs, a signal is sent to the identified counter to increment it. After the series of events has been monitored, all of the counters can be read to produce the data indicating the frequency of the various events.
- the present invention is an integrated circuit memory with additional circuitry added so that the integrated circuit acts as a counting memory.
- a memory core is included with associated circuitry allowing it to be accessed in the same manner as ordinary random access memory (RAM).
- a counter is included and is coupled so that it can receive the contents of any location in the memory core. Each address in the memory acts as an individual counter. When a particular memory address is presented indicating that the count at that memory location should be incremented, the contents of that memory location are transferred to the counter, the counter is incremented, and the contents of the counter are then transferred back to the memory location. This process is repeated each time a new address is presented indicating a new event to be recorded. At the end of a series of events, the core memory will contain, at each corresponding memory location, the number of occurrences of the event assigned to that address.
- the circuit of the present invention can operate in a counting mode or in a memory mode.
- the counter In the memory mode, the counter is bypassed and the circuit acts as an ordinary RAM. While in the memory mode, the RAM can be read, reset, or written into with a starting count for each location.
- the counting mode the contents of each location are incremented each time that location is addressed. In the event that the count at any particular address overflows the capacity of the counter, an overflow signal will be generated.
- the memory instead of incrementing the counter each time an event occurs, the memory can be preset to a maximum value with the memory contents at each address being decremented in the counter upon the occurrence of an event. In this configuration, an underflow signal will be generated if the count passes zero.
- the RAM is preferably an 8K word by 8 bit static RAM.
- the circuit can be reconfigured to expand the word size from 8 bits to 16 bits, 24 bits or 32 bits.
- the counter size is 32 bits, and in the 8 bit configuration, only the first 8 bits of the counter are used. In a 16 bit configuration, two adjacent address locations act as a single address and their contents are loaded into the first and second 8 bits of the counter, respectively, upon the addressing of the first address location. The total count maintained thus extends over two address locations. Similarly, this can be extended to 24 and 32 bits by combining three and four address locations, respectively.
- FIG. 1 is a block diagram of a counting RAM according to the present invention
- FIG. 2 is a block diagram of a portion of a counting RAM according to the present invention showing the elements used for reconfiguration
- FIGS. 3, 4 and 5 are timing diagrams of the memory mode write cycle, the counting mode, and the memory mode read cycle, respectively.
- FIG. 1 is a block diagram of an embodiment of a counting RAM according to the present invention.
- Address lines A0-A7 are provided through an address buffer 10 and a row/column decoder 12 to a memory core 14.
- Data bits D0-D7 are provided to and from memory core 14 through data input/output buffers 16.
- a control circuit 18 controls the operation of the counting RAM including the transfer of data from memory core 14 to a counter 20, the incrementing or decrementing of counter 20 and the return of data from counter 20 to memory core 14.
- An overflow detector 22 is provided which will present an overflow signal OV when counter 20 overflows.
- Memory core 14 is an 8K word ⁇ 8 bit static RAM.
- Counter 20 is a 32 bit counter. The configuration of the memory is controlled by address bits A0-A2 prior to the operation of the circuit. Addresses A0-A2 are provided to control circuit 18 for this purpose. Depending on the value of these address bits, the memory is configured either as an 8K ⁇ 8 RAM, 4K ⁇ 16, 3K ⁇ 24,
- control circuit 18 The other external control signals provided to control circuit 18 are as follows:
- RS--reset--reset s the memory core contents to zero (increment mode) or one (decrement mode).
- E--chip enable--selects the chip.
- W/I--read/write or increment/decrement--this signal selects either a read or write cycle when the circuit is in the memory mode and selects either an increment or decrement count when in the counting mode.
- FIG. 3 shows a timing diagram for a write cycle in the memory mode. This enables the circuit to act as an ordinary memory or to allow a predetermined base count to be loaded into the memory core.
- the write cycle timing is a typical RAM timing diagram with the addition of the control signal M/C which must go high to select the memory mode. This effectively removes counter 20 from the circuit and allows the circuit to act as a pure memory.
- the enable signal E is activated and then write signal W/I is selected, after which data signals D0-D7 are presented to the memory core.
- a read cycle is shown in FIG. 5. The same data pins are used for the read and write cycles. In the read cycle, the data pins assume a high impedance state when no valid data is present. Not shown is a reset cycle for presetting the memory contents. This is done in the same manner as for an ordinary memory.
- the mode select signal M/C is low as shown in FIG. 4. After addresses A0-A7 are selected, the increment/decrement signal W/I goes low and then the enable signal E goes low. This instructs the counter 20 to increment whatever data is provided to it. Internally to the circuit, the addressed memory location is first read to counter 20, then a separate control signal causes counter 20 to increment by one, and then a final control signal causes the contents of counter 20 to be written back to the addressed memory location. After a count of a series of events is concluded, a read can be done in the memory mode to output the results.
- FIG. 2 shows additional circuitry which can be added to the embodiment of FIG. 1 to allow reconfiguration of the memory.
- Memory core 14 is coupled to a data bus 24.
- a demultiplexer 28 and a multiplexer 30 are coupled to data bus 24 to provide a capability for reconfiguration. If the circuit is to be reconfigured from an 8K word ⁇ 8 bit RAM to a 2K ⁇ 32 bit RAM, demultiplexer 28 will provide the contents of each of four successive addresses to the first quarter, second quarter, third quarter and fourth quarter of counter 20, respectively. Thus, when an address zero is indicated, this will refer to the contents of addresses 0-3 which will be loaded in succession into counter 20 before counter 20 is incremented. Thereafter, the contents of each quarter of counter 20 will return to their respective memory locations through multiplexer 30. Similarly, the circuit can be reconfigured to have 16 bits or 24 bits. In the case of 8 bits, 16 bits or 24 bits, the overflow detector 22 of FIG. 1 will receive its signal from the 8th bit, 16th bit or 24th bit, respectively, of counter 20.
- the circuit is first configured in response to addresses A0-A2 and a low level on reset signal RS. Thereafter, counting will occur when the counting mode is selected and an enable signal is provided along with an address corresponding to the event to be counted for each occurrence of that event. After a series of events is counted, the count can be read out by switching the circuit to the memory mode and performing a read operation.
- the present invention may be embodied in other specific forms without departing from the spirit or essential characteristics thereof.
- the demultiplexer and multiplexer used for reconfiguration could be eliminated by using a serially loaded counter and simply loading and unloading the contents of a number of succeeding memory locations. Accordingly, the disclosure of the preferred embodiment of the invention if intended to be illustrative, but not limiting, of the scope of the invention which is set forth in the following claims.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Logic Circuits (AREA)
Abstract
Description
Claims (9)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/038,107 US4837748A (en) | 1986-11-13 | 1987-04-14 | Counting RAM |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US93059286A | 1986-11-13 | 1986-11-13 | |
US07/038,107 US4837748A (en) | 1986-11-13 | 1987-04-14 | Counting RAM |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US93059286A Continuation-In-Part | 1986-11-13 | 1986-11-13 |
Publications (1)
Publication Number | Publication Date |
---|---|
US4837748A true US4837748A (en) | 1989-06-06 |
Family
ID=26714869
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US07/038,107 Expired - Lifetime US4837748A (en) | 1986-11-13 | 1987-04-14 | Counting RAM |
Country Status (1)
Country | Link |
---|---|
US (1) | US4837748A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4969164A (en) * | 1989-04-27 | 1990-11-06 | Advanced Micro Devices, Inc. | Programmable threshold detection logic for a digital storage buffer |
US5426741A (en) * | 1991-02-20 | 1995-06-20 | Digital Equipment Corporation | Bus event monitor |
US5594703A (en) * | 1993-12-28 | 1997-01-14 | Sgs-Thomson Microelectronics S.R.L. | End-of-count detecting device for nonvolatile memories |
US5687135A (en) * | 1993-12-28 | 1997-11-11 | Sgs-Thomson Microelectronics S.R.L. | Count unit for nonvolatile memories |
US20070038790A1 (en) * | 2005-08-11 | 2007-02-15 | Young-Min Lee | Integrated circuit devices, methods, and computer program products for monitoring a bus |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3832640A (en) * | 1972-12-11 | 1974-08-27 | Ford Motor Co | Time division interpolator |
US4393482A (en) * | 1979-11-08 | 1983-07-12 | Ricoh Company, Ltd. | Shift register |
-
1987
- 1987-04-14 US US07/038,107 patent/US4837748A/en not_active Expired - Lifetime
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3832640A (en) * | 1972-12-11 | 1974-08-27 | Ford Motor Co | Time division interpolator |
US4393482A (en) * | 1979-11-08 | 1983-07-12 | Ricoh Company, Ltd. | Shift register |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4969164A (en) * | 1989-04-27 | 1990-11-06 | Advanced Micro Devices, Inc. | Programmable threshold detection logic for a digital storage buffer |
US5426741A (en) * | 1991-02-20 | 1995-06-20 | Digital Equipment Corporation | Bus event monitor |
US5594703A (en) * | 1993-12-28 | 1997-01-14 | Sgs-Thomson Microelectronics S.R.L. | End-of-count detecting device for nonvolatile memories |
US5687135A (en) * | 1993-12-28 | 1997-11-11 | Sgs-Thomson Microelectronics S.R.L. | Count unit for nonvolatile memories |
US20070038790A1 (en) * | 2005-08-11 | 2007-02-15 | Young-Min Lee | Integrated circuit devices, methods, and computer program products for monitoring a bus |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100663248B1 (en) | Simultaneous addressing using single-port rams | |
US4757477A (en) | Dual-port semiconductor memory device | |
US4052699A (en) | High speed real time image transformation | |
US4835675A (en) | Memory unit for data tracing | |
US5093805A (en) | Non-binary memory array | |
US4954994A (en) | FIFO memory capable of simultaneously selecting a plurality of word lines | |
US4969164A (en) | Programmable threshold detection logic for a digital storage buffer | |
US5379263A (en) | Semiconductor memory device which can provide required data flexibly under simplified control and operating method therefor | |
EP0563656B1 (en) | Semiconductor memory device | |
US4837748A (en) | Counting RAM | |
EP0139094B1 (en) | Raster scan digital display system with a multiple memory device comparator facility | |
EP0520425B1 (en) | Semiconductor memory device | |
EP0057096B1 (en) | Information processing unit | |
US5825204A (en) | Apparatus and method for a party check logic circuit in a dynamic random access memory | |
US5067110A (en) | Global reset and zero detection for a memory system | |
US5666312A (en) | Column redundancy scheme for a random access memory incorporating multiplexers and demultiplexers for replacing defective columns in any memory array | |
JPH033254B2 (en) | ||
US3997878A (en) | Serial data multiplexing apparatus | |
US5253354A (en) | Row address generator for defective DRAMS including an upper and lower memory device | |
US5130923A (en) | Selective dynamic RAM address generator with provision for automatic refresh | |
KR950001425B1 (en) | Semiconductor memory device | |
SU951967A1 (en) | Device for registering,reading out and processing information from proportional cameras | |
SU1075310A1 (en) | Buffer storage | |
SU1180908A1 (en) | Device for exchanging data between internal storage and peripheral device | |
KR0146194B1 (en) | Ram access device of hard disk controller |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAT HLDR NO LONGER CLAIMS SMALL ENT STAT AS SMALL BUSINESS (ORIGINAL EVENT CODE: LSM2); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: MOSEL VITELIC CORPORATION, CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:VITELIC CORPORATION;REEL/FRAME:016580/0739 Effective date: 19930422 |
|
AS | Assignment |
Owner name: PROMOS TECHNOLOGIES INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOSEL VITELIC CORPORATION;REEL/FRAME:016686/0825 Effective date: 20050614 |