US20240203928A1 - Metal wiring board - Google Patents

Metal wiring board Download PDF

Info

Publication number
US20240203928A1
US20240203928A1 US18/590,567 US202418590567A US2024203928A1 US 20240203928 A1 US20240203928 A1 US 20240203928A1 US 202418590567 A US202418590567 A US 202418590567A US 2024203928 A1 US2024203928 A1 US 2024203928A1
Authority
US
United States
Prior art keywords
joining
coupling
joining portion
metal wiring
wiring board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
US18/590,567
Inventor
Yushi Sato
Kazuo Enomoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Assigned to FUJI ELECTRIC CO., LTD. reassignment FUJI ELECTRIC CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ENOMOTO, KAZUO, SATO, YUSHI
Publication of US20240203928A1 publication Critical patent/US20240203928A1/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/3701Shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/37124Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/3716Iron [Fe] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401Disposition
    • H01L2224/40151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73221Strap and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73263Layer and strap connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10254Diamond [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1027IV
    • H01L2924/10272Silicon Carbide [SiC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1032III-V
    • H01L2924/1033Gallium nitride [GaN]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]

Definitions

  • the present invention relates to a metal wiring board.
  • a semiconductor module has a substrate, on which a semiconductor element such as an insulated gate bipolar transistor (IGBT), a power metal oxide semiconductor field effect transistor (MOSFET), or a free wheeling diode (FWD) is provided, and is used in an inverter device and the like.
  • a semiconductor element such as an insulated gate bipolar transistor (IGBT), a power metal oxide semiconductor field effect transistor (MOSFET), or a free wheeling diode (FWD) is provided, and is used in an inverter device and the like.
  • each semiconductor chip is arranged at a center of a resin case formed in a frame shape.
  • the four semiconductor chips are arranged on an insulating substrate (also referred to as a laminate substrate).
  • a metal wiring board (also referred to as a lead frame) for wiring is disposed on an upper surface electrode of each semiconductor chip.
  • the metal wiring board is formed in a predetermined shape by, for example, stamping a metal plate. One end of each metal wiring board is electrically connected to a circuit pattern on the insulating substrate disposed at the center of the module.
  • a shape of a metal wiring board can affect an arrangement posture of the metal wiring board at the time of module assembly. For example, when the metal wiring board is joined, the metal wiring board is disposed on a laminate substrate or a semiconductor chip in advance. At that time, when a position of the center of gravity is shifted due to the shape of the metal wiring board, the metal wiring board may be joined to, in an inclined state, the laminate substrate or the semiconductor chip.
  • the present invention has been made in view of the above description, and an object of the present invention is to provide a metal wiring board capable of stabilizing an arrangement posture.
  • a metal wiring board includes: a first joining portion having a rectangular shape in a planar view and joined to an upper surface of a main electrode of a semiconductor element; a second joining portion having a rectangular shape in a planar view and joined to an upper surface of a predetermined circuit board; and a coupling portion configured to couple the first joining portion and the second joining portion.
  • One side of the first joining portion and one side of the second joining portion are arranged to face each other.
  • One end of the coupling portion is coupled to a widthwise center of the one side of the first joining portion.
  • FIG. 1 is a plan view of a semiconductor device according to the present embodiment from above;
  • FIG. 2 is a plan view in which a sealing resin of FIG. 1 is omitted;
  • FIG. 3 is a partially enlarged view focusing on one phase of FIG. 2 ;
  • FIG. 4 is a cross-sectional view of the semiconductor device along line X-X in FIG. 3 ;
  • FIG. 5 is a cross-sectional view of the semiconductor device along line Y-Y in FIG. 3 ;
  • FIG. 6 is an equivalent circuit diagram of one phase of the semiconductor device according to the present embodiment.
  • FIG. 7 is a plan view of a metal wiring board (first metal wiring board) according to the present embodiment.
  • FIG. 8 is a partially enlarged view focusing on a metal wiring board (first metal wiring board) in FIG. 4 ;
  • FIG. 9 is a plan view of another metal wiring board (second metal wiring board) according to the present embodiment.
  • FIG. 10 is a partially enlarged view focusing on a metal wiring board (second metal wiring board) in FIG. 5 ;
  • FIG. 11 is a plan view focusing on a periphery of a metal wiring board in FIG. 3 ;
  • FIG. 12 is a plan view of a metal wiring board according to a modification example.
  • FIG. 13 is a schematic plan view illustrating an example of a vehicle to which the semiconductor device according to the present invention is applied.
  • FIG. 1 is a plan view of a semiconductor device according to the present embodiment from above.
  • FIG. 2 is a plan view in which a sealing resin of FIG. 1 is omitted.
  • FIG. 3 is a partially enlarged view focusing on one phase of FIG. 2 .
  • FIG. 4 is a cross-sectional view of the semiconductor device along line X-X in FIG. 3 .
  • FIG. 5 is a cross-sectional view of the semiconductor device along line Y-Y in FIG. 3 .
  • FIG. 6 is an equivalent circuit diagram of one phase of the semiconductor device according to the present embodiment.
  • some configurations for example, a joining material, a boss of a metal wiring board, and the like
  • a longitudinal direction of the semiconductor device is defined as an X direction
  • a transverse direction of the semiconductor device is defined as a Y direction
  • a height direction is defined as a Z direction.
  • the longitudinal direction of the semiconductor device is a direction in which a plurality of wiring boards (or a plurality of phases) are arranged.
  • the illustrated X, Y, and Z axes are orthogonal to each other and form a right-handed system.
  • the X direction may be referred to as a right-left direction
  • the Y direction may be referred to as a front-rear direction
  • the Z direction may be referred to as an up-down direction.
  • the +Z direction may be referred to as upward, and the ⁇ Z direction may be referred to as downward.
  • a position on the +Z side may be referred to as a high position, and a position on the ⁇ Z side may be referred to as a low position.
  • These directions (front-rear, right-left, and up-down directions) and height are terms used for convenience of description, and the correspondence relationships of each with the XYZ directions may change depending on an attachment posture of the semiconductor device.
  • a heat dissipation surface side (cooler side) of the semiconductor device is referred to as a lower surface side, and the opposite side thereof is referred to as an upper surface side.
  • the term “in a planar view” means a case where an upper surface or a lower surface of the semiconductor device is viewed in the Z direction.
  • the term “facing” means an arrangement in which two components face each other and may mean not only a relationship of 180° but also a relationship of 170° or larger and 190° including manufacturing variations.
  • the term “parallel” means that two lines may have not only a relationship of 0° but also a relationship of ⁇ 10° or larger and 10° or smaller including manufacturing variations.
  • the term “perpendicular” means that two lines may have not only a relationship of 90° but also a relationship of 80° or larger and 100° or smaller including manufacturing variations.
  • width, and thickness may include those in a range of ⁇ 10% including manufacturing variations.
  • ratios between widths and thicknesses and the size relationships between the members in the drawings are illustrated in schematic views, and thus are not necessarily the same throughout the drawings. For convenience of description, it is also assumed that the size relationships between the members are exaggerated.
  • a semiconductor device 100 according to the present embodiment is applied to, for example, a power conversion device such as an inverter of an industrial or in-vehicle motor. As illustrated in FIGS. 1 to 5 , the semiconductor device 100 is configured to include a semiconductor module 1 disposed on an upper surface of a cooler 10 . Note that the cooler 10 has any configuration with respect to the semiconductor module 1 .
  • the cooler 10 releases heat of the semiconductor module 1 to the outside and has a rectangular shape in a planar view.
  • the cooler 10 may be made of a metal having good heat dissipation properties, such as aluminum, an aluminum alloy, copper, or a copper alloy.
  • the cooler 10 includes a top plate 11 , a bottom plate 12 , and a plurality of fins 13 arranged between the top plate 11 and the bottom plate 12 .
  • top plate 11 , the bottom plate 12 , and the plurality of fins 13 are integrated by being joined through brazing or the like.
  • the semiconductor module 1 includes a plurality of (three in the present embodiment) semiconductor units 2 , a case 3 accommodating the plurality of semiconductor units 2 , and a sealing resin 4 injected into the case 3 .
  • the semiconductor unit 2 includes a laminate substrate 5 and semiconductor elements 6 a and 6 b arranged on the laminate substrate 5 .
  • three semiconductor units 2 are arranged side by side in the X direction.
  • the three semiconductor units 2 form, for example, a U phase, a V phase, and a W phase from a negative side in the X direction and form a three-phase inverter circuit as a whole.
  • the semiconductor unit 2 may be referred to as a power cell.
  • the laminate substrate 5 is configured to include, for example, a direct copper bonding (DCB) substrate, an active metal brazing (AMB) substrate, or a metal base substrate.
  • the laminate substrate 5 is formed by laminating an insulating plate 50 , a heat dissipation plate 51 , and a plurality of circuit boards 52 to 54 and is formed in a rectangular shape as a whole in a planar view.
  • the insulating plate 50 includes a plate-shaped body having an upper surface and a lower surface and has a rectangular shape elongated in the X direction in a planar view.
  • the insulating plate 50 may be made of, for example, a ceramic material such as aluminum oxide (Al 2 O 3 ), aluminum nitride (AlN), silicon nitride (Si 3 N 4 ), aluminum oxide (Al 2 O 3 ) or zirconium oxide (ZrO 2 ).
  • the insulating plate 50 may be made of, for example, a thermosetting resin such as an epoxy resin or a polyimide resin, or a composite material obtained by using glass or a ceramic material as a filler in a thermosetting resin.
  • the insulating plate 50 preferably has flexibility and may be made of, for example, a material containing a thermosetting resin. Note that the insulating plate 50 may be referred to as an insulating layer or an insulating film.
  • the heat dissipation plate 51 has a predetermined thickness in the Z direction and has a rectangular shape elongated in the Y direction in a planar view.
  • the heat dissipation plate 51 is made of a metal plate having good thermal conductivity, such as copper or aluminum.
  • the heat dissipation plate 51 is disposed on a lower surface of the insulating plate 50 .
  • a lower surface of the heat dissipation plate 51 is a surface to be attached to the cooler 10 to which the semiconductor module 1 is attached, and the lower surface also functions as a heat dissipation surface (heat dissipation region) for releasing heat of the semiconductor module 1 .
  • the heat dissipation plate 51 is joined to the upper surface of the cooler 10 via a joining material (not illustrated) such as solder.
  • the heat dissipation plate 51 may be disposed on the upper surface of the cooler 10 with a thermal conductive material, such as thermal grease or a thermal compound, interposed therebetween.
  • Each of the plurality of circuit boards 52 to 54 (three in the present embodiment) has a predetermined thickness and has an electrically independent island shape (for example, a rectangular shape in a planar view).
  • the three circuit boards 52 to 54 are arranged at predetermined positions on the upper surface of the insulating plate 50 . Note that the shape, the number, the arrangement positions, and the like of the circuit boards 52 to 54 can be appropriately changed without being limited thereto.
  • the circuit boards 52 to 54 may be formed of a metal plate having good thermal conductivity, such as copper or aluminum.
  • the circuit boards 52 to 54 may be referred to as a wiring board, a circuit layer, a circuit pattern, or a wiring pattern.
  • the circuit board 52 (first circuit board) has a rectangular shape elongated in the Y direction in a planar view.
  • the circuit board 52 is disposed closer to a positive side in the X direction on the upper surface of the insulating plate 50 .
  • the circuit board 53 (second circuit board) has a rectangular shape elongated in the Y direction in a planar view. A length of the circuit board 53 in the Y direction is slightly shorter than a length of the circuit board 52 in the Y direction.
  • the circuit board 53 is disposed closer to a negative side in the X direction on the upper surface of the insulating plate 50 . That is, the circuit boards 52 and 53 are arranged side by side in the X direction on the upper surface of the insulating plate 50 , the circuit board 52 is positioned on the positive side in the X direction, and the circuit board 53 is positioned on the negative side in the X direction.
  • a side of the circuit board 52 on the negative side in the X direction and a side of the facing circuit board 53 on the positive side in the X direction may be parallel to each other at a predetermined interval.
  • the circuit board 54 (third circuit board) has a rectangular shape elongated in the X direction in a planar view.
  • a length of the circuit board 54 in the X direction is substantially the same as a length of the circuit board 53 in the X direction.
  • On the upper surface of the insulating plate 50 a space corresponding to a width of the circuit board 53 in the Y direction which is shorter than that of the circuit board 54 is provided at a position on the negative side in the Y direction of the circuit board 53 .
  • the circuit board 54 is disposed in the space above the insulating plate 50 .
  • the circuit boards 53 and 54 are arranged side by side in the Y direction on the upper surface of the insulating plate 50 , the circuit board 53 is positioned on the positive side in the Y direction, and the circuit board 54 is positioned on the negative side in the Y direction.
  • a length (width) of the circuit board 54 in the Y direction corresponds to a difference between the lengths of the circuit boards 52 and 53 in the Y direction.
  • a side of the circuit board 53 on the negative side in the Y direction and a side of the facing circuit board 54 on the positive side in the Y direction may be parallel to each other at a predetermined interval.
  • circuit boards 52 to 54 constitute a part of a wiring path (main current wiring path) of a main current flowing in the module.
  • the semiconductor element 6 a is disposed on an upper surface of the circuit board 52 with a joining material S (see FIG. 8 ) such as solder interposed therebetween.
  • a side of the circuit board 52 on the negative side in the X direction and a side of the semiconductor element 6 on the negative side in the X direction may be arranged to be parallel to each other at a predetermined interval.
  • the semiconductor element 6 is disposed on an upper surface of the circuit board 53 with the joining material S (see FIG. 10 ) such as solder interposed therebetween.
  • a side of the circuit board 53 on the positive side in the X direction and a side of the semiconductor element 6 on the positive side in the X direction may be arranged to be parallel to each other at a predetermined interval.
  • the side of the circuit board 53 on the negative side in the Y direction and the side of the semiconductor element 6 b on the negative side in the Y direction may be arranged to be parallel to each other at a predetermined interval.
  • the joining material S may be a conductive material and may be, for example, solder or a metal sintered material.
  • the semiconductor elements 6 a and 6 b are each formed by a semiconductor substrate made of silicon (Si) or the like to have a rectangular shape in a planar view.
  • the semiconductor elements 6 a and 6 b may each be configured to include a wide bandgap semiconductor element (also referred to as a wide gap semiconductor element) formed by a wide bandgap semiconductor substrate made of silicon carbide (SiC), gallium nitride (GaN), diamond, or the like, in addition to the above-described silicon.
  • a wide bandgap semiconductor element also referred to as a wide gap semiconductor element
  • SiC silicon carbide
  • GaN gallium nitride
  • diamond or the like
  • a switching element such as an insulated gate bipolar transistor (IGBT) and a power metal oxide semiconductor field effect transistor (MOSFET) is used.
  • a diode such as a free wheeling diode (FWD) may be used.
  • the semiconductor elements 6 a and 6 b are each configured of a reverse conducting (RC)-IGBT element into which functions of an insulated gate bipolar transistor (IGBT) element and a free wheeling diode (FWD) element are integrated (for example, see FIG. 6 ).
  • RC reverse conducting
  • IGBT insulated gate bipolar transistor
  • FWD free wheeling diode
  • the semiconductor elements 6 a and 6 b are not limited thereto and may be formed by combining the above-described switching element, diodes, and the like.
  • the IGBT element and the FWD element may be configured separately.
  • a reverse blocking (RB)-IGBT or the like having a sufficient withstand voltage against a reverse bias may be used.
  • the shapes, the number, the arrangement positions, and the like of the semiconductor elements 6 a and 6 b can be appropriately changed.
  • two semiconductor elements one semiconductor element 6 a and one semiconductor element 6 b
  • the two semiconductor elements 6 a and 6 b are connected in series.
  • the semiconductor element 6 a (first semiconductor element) disposed on the upper surface of the circuit board 52 (first circuit board) may constitute an upper arm
  • the semiconductor element 6 b (second semiconductor element) disposed on the upper surface of the other circuit board 53 (second circuit board) may constitute a lower arm.
  • the circuit board 52 constitutes a part of the main current path of the upper arm
  • the circuit board 53 constitutes a part of the main current path of the lower arm.
  • each of the semiconductor element 6 a and the semiconductor element 6 b may be disposed for each phase.
  • Each semiconductor element is disposed for each phase, and the wiring path is further shortened such that inductance can be reduced.
  • a plurality of semiconductor elements 6 a and semiconductor elements 6 b may be arranged, and the number of semiconductor elements 6 a may be the same as the number of semiconductor elements 6 b.
  • the module can have a large capacity.
  • the number of semiconductor elements 6 a is the same as the number of semiconductor elements 6 b, it is possible to suppress a current imbalance between the upper arm and the lower arm.
  • the semiconductor element 6 a ( 6 b ) configured as described above has a rectangular shape in a planar view and has an upper surface and a lower surface in an XY plane, and an electrode is formed on each of the surfaces.
  • a main electrode 60 a ( 60 b ) and a control electrode 61 a ( 61 b ) are formed on the upper surface of the semiconductor element 6 a ( 6 b ), and a main electrode (not illustrated) is formed on the lower surface of the semiconductor element 6 a ( 6 b ).
  • the main electrode 60 a ( 60 b ) on the upper surface and the main electrode on the lower surface are electrodes through which a main current flows, and each has a rectangular shape in a planar view having an area occupying a large part of the upper surface of the semiconductor element 6 a ( 6 b ).
  • the control electrode 61 a ( 61 b ) has a much smaller rectangular shape in a planar view than the main electrode 60 a ( 60 b ).
  • five control electrodes 61 a ( 61 b ) are formed for one semiconductor element 6 a ( 6 b ).
  • the main electrode 60 a ( 60 b ) is formed on one side (a side on a ⁇ Y side), and the control electrodes 61 a ( 61 b ) are arranged closer to a side portion on the other side (a side on a +Y side) which is an opposite side. Note that the arrangement of the individual electrodes is not limited thereto and can be appropriately changed.
  • the main electrode on the upper surface side may be referred to as an emitter electrode, and the main electrode on the lower surface side may be referred to as a collector electrode.
  • the main electrode on the upper surface side may be referred to as a source electrode, and the main electrode on the lower surface side may be referred to as a drain electrode.
  • control electrodes 61 a and 61 b may include a gate electrode.
  • the gate electrode is an electrode for controlling a gate for turning on and off the main current.
  • control electrodes 61 a and 61 b may include an auxiliary electrode.
  • the auxiliary electrode may be an auxiliary source electrode or an auxiliary emitter electrode electrically connected to the main electrode on the upper surface side and serving as a reference potential with respect to a gate potential.
  • the auxiliary electrode may be a temperature sensing electrode which measures a temperature of the semiconductor element.
  • Such electrodes (the main electrode 60 a and the control electrode 61 a ) formed on the upper surface of the semiconductor element 6 a and electrodes (the main electrode 60 b and the control electrode 61 b ) formed on the upper surface of the semiconductor element 6 b may be generally referred to as upper surface electrodes, and the electrodes (main electrodes) formed on the lower surfaces of the semiconductor elements 6 a and 6 b may be referred to as lower surface electrodes.
  • each of the semiconductor elements 6 a and 6 b in the present embodiment may be a so-called vertical switching element in which functional elements such as transistors are formed on the semiconductor substrate in a thickness direction or a horizontal switching element in which these functional elements are formed in a plane direction.
  • the main electrode on the lower surface side of the semiconductor element 6 a is joined to the upper surface of the circuit board 52 (first circuit board) via a joining material S (see FIG. 8 ).
  • the main electrode on the lower surface side of the semiconductor element 6 b is joined to the upper surface of the circuit board 53 (second circuit board) via a joining material S (see FIG. 10 ).
  • the main electrode 60 on the upper surface side of the semiconductor element 6 a and the upper surface of the circuit board 53 (second circuit board) are electrically connected by a metal wiring board 7 (first metal wiring board).
  • the main electrode 60 on the upper surface side of the semiconductor element 6 b (second metal wiring board) and the upper surface of the circuit board 54 (third circuit board) are electrically connected by a metal wiring board 7 or 9
  • the metal wiring boards 7 and 9 constitute a main current wiring member and function as a part of a path (main current path) of a main current flowing in the semiconductor module 1 .
  • the metal wiring boards 7 and 9 are each configured of a plate-shaped body having an upper surface and a lower surface.
  • a thickness of the metal wiring board 7 may be 0.1 mm or more and 2.5 mm or less.
  • the metal wiring boards 7 and 9 are each formed of, for example, a metal such as copper, a copper alloy, an aluminum alloy, or an iron alloy.
  • the metal wiring board 7 is formed into a predetermined shape by, for example, stamping.
  • surfaces of the metal wiring boards 7 and 9 may be plated to prevent oxidation and corrosion. By plating, adhesion to a resin (a coating layer interposed between the metal wiring board and the sealing resin 4 ) can be improved.
  • each of the metal wiring boards 7 and 9 is merely an example and can be appropriately changed.
  • the metal wiring boards 7 and 9 may be referred to as a lead frame.
  • the metal wiring boards 7 and 9 will be described separately, but the corresponding configurations are assumed to be common.
  • the metal wiring board 7 has a crank shape in a planar view, and the crank shape is formed by being bent a plurality of times in a side view.
  • the metal wiring board 7 includes a first joining portion 70 , a second joining portion 71 , and a coupling portion 72 .
  • the first joining portion 70 is joined to the upper surface (main electrode 60 ) of the semiconductor element 6 a via the joining material S (for example, see FIG. 8 ).
  • the second joining portion 71 is joined to the upper surface of another wiring board (circuit board 53 ) via the joining material S.
  • the joining material S may be a conductive material and may be, for example, solder or a metal sintered material.
  • the coupling portion 72 (first coupling portion) couples the first joining portion 70 and the second joining portion 71 .
  • One end of the metal wiring board 7 is connected to the semiconductor element 6 a on the upper arm side, and the other end of the metal wiring board 7 is connected to the upper surface of the circuit board 53 .
  • the metal wiring board 9 has a crank shape in a planar view, and the crank shape is formed by being bent a plurality of times in a side view.
  • the metal wiring board 9 includes a third joining portion 90 , a fourth joining portion 91 , and a coupling portion 92 .
  • the third joining portion 90 is joined to the upper surface (main electrode 60 ) of the semiconductor element 6 b via the joining material S (for example, see FIG. 10 ).
  • the fourth joining portion 91 is joined to the upper surface of another wiring board (circuit board 54 ) via the joining material S.
  • the joining material S may be a conductive material and may be, for example, solder or a metal sintered material.
  • the coupling portion 92 (second coupling portion) couples the third joining portion 90 and the fourth joining portion 91 .
  • one end of the metal wiring board 9 is connected to the semiconductor element 6 b on the lower arm side, and the other end of the metal wiring board 9 is connected to the upper surface of the circuit board 54 .
  • Detailed structures of the metal wiring boards 7 and 9 will be described below.
  • the shape, the number, arrangement positions, and the like of the metal wiring boards 7 and 9 described above are merely examples and can be appropriately changed without being limited thereto. A detailed description will be provided below, but in the present embodiment, the semiconductor elements 6 a and 6 b and the metal wiring boards 7 and 9 described above and a main terminal and the like to be described below may form, for example, an inverter circuit illustrated in FIG. 6 .
  • the case 3 has a quadrangular annular tubular or frame shape in a planar view.
  • the case 3 is made of, for example, a thermoplastic resin.
  • the thermoplastic resin include a polyphenylene sulfide (PPS) resin, a polybutylene terephthalate (PBT) resin, a polybutylene succinate (PBS) resin, a polyamide (PA) resin, a polyether ether ketone (PEEK) resin, and an acrylonitrile butadiene styrene (ABS) resin.
  • An inorganic filler for improving strength and/or functionality may be mixed into the resin.
  • the case 3 is molded by injection molding using the thermoplastic resin.
  • the case 3 has a rectangular frame shape and has an opening portion 3 a at the center thereof.
  • the case 3 includes a pair of side walls 30 facing each other in the X direction and a pair of side walls 31 facing each other in the Y direction and is formed into the rectangular frame shape by connecting end portions of the side walls.
  • the pair of side walls 31 is longer than the pair of side walls 30 .
  • the pair of side walls 31 is coupled by two partition walls 32 extending in the Y direction. Consequently, an inner space of the case 3 is partitioned into three spaces arranged in the X direction.
  • the semiconductor unit 2 and the metal wiring boards 7 and 9 are accommodated in the respective spaces. That is, the three semiconductor units 2 and metal wiring boards 7 and 9 are accommodated in the space defined by the frame-shaped case 3 .
  • a lower end of the case 3 adheres to an upper surface of the cooler 10 (top plate 11 ) via an adhesive.
  • the adhesive is preferably, for example, an epoxy-based or silicone-based adhesive.
  • the case 3 is provided with main terminals (a P terminal 80 , an N terminal 81 , and an M terminal 82 ) for external connection and a control terminal 83 for control.
  • main terminals a P terminal 80 , an N terminal 81 , and an M terminal 82
  • control terminal 83 for control.
  • the side wall 31 positioned on the negative side in the Y direction has recesses 33 and 34 having a quadrangular shape in a planar view.
  • One P terminal 80 (a terminal portion 80 a to be described below) is disposed in the recess 33 .
  • the P terminal 80 is disposed for each phase.
  • An end portion of the P terminal 80 (a tip of a plate-shaped portion 80 b to be described below) is connected to the circuit board 52 .
  • the P terminal 80 is formed by integrally molding or coupling the terminal portion 80 a and the plate-shaped portion 80 b together.
  • the terminal portion 80 a is formed of a square nut having a predetermined thickness.
  • the terminal portion 80 a has a screw hole 80 c penetrating the center of the terminal portion in a thickness direction.
  • the terminal portion 80 a is provided on one end (base end) side of the plate-shaped portion 80 b.
  • the plate-shaped portion 80 b has a flat plate shape having an upper surface and a lower surface.
  • the plate-shaped portion 80 b has an elongated shape elongated in the Y direction in a planar view.
  • the other end (tip) of the plate-shaped portion 80 b is electrically connected to the upper surface of the circuit board 52 .
  • the N terminal 81 (a terminal portion 81 a to be described below) is disposed in the recess 34 .
  • One N terminal 81 is disposed for each phase.
  • An end portion of the N terminal 81 (a tip of the plate-shaped portion 81 b ) is connected to the circuit board 54 .
  • the N terminal 81 is formed by integrally molding or coupling the terminal portion 81 a and the plate-shaped portion 81 b together.
  • the terminal portion 81 a is formed of a square nut having a predetermined thickness.
  • the terminal portion 81 a has a screw hole 81 c penetrating the center of the terminal portion in the thickness direction.
  • the terminal portion 81 a is provided on one end (base end) side of the plate-shaped portion 81 b.
  • the plate-shaped portion 81 b has a flat plate shape having an upper surface and a lower surface.
  • the plate-shaped portion 81 b has an elongated shape elongated in the Y direction in a planar view.
  • the other end (tip) of the plate-shaped portion 81 b is joined to the upper surface of the circuit board 54 via a joining material (not illustrated).
  • the side wall 31 on the positive side in the Y direction has a recess 35 having a quadrangular shape in a planar view.
  • the M terminal 82 (a terminal portion 82 a to be described below) is disposed in the recess 35 .
  • One M terminal 82 is disposed for each phase.
  • An end portion of the M terminal 82 (a tip of the plate-shaped portion 82 b ) is connected to the circuit board 53 .
  • the M terminal 82 is formed by integrally molding or coupling the terminal portion 82 a and the plate-shaped portion 82 b together.
  • the terminal portion 82 a is formed of a square nut having a predetermined thickness.
  • the terminal portion 82 a has a screw hole 82 c penetrating the center of the terminal portion in the thickness direction.
  • the terminal portion 82 a is provided on one end (base end) side of the plate-shaped portion 82 b.
  • the plate-shaped portion 82 b has a flat plate shape having an upper surface and a lower surface.
  • the plate-shaped portion 82 b has an elongated shape elongated in the Y direction in a planar view.
  • the other end (tip) of the plate-shaped portion 82 b is joined to the upper surface of the circuit board 53 via a joining material (not illustrated).
  • the P terminal 80 , the N terminal 81 , and the M terminal 82 correspond to P, N, and M in FIG. 6 .
  • the P terminal 80 is electrically connected to the collector electrode (the main electrode on the lower surface side) of the semiconductor element 6 a (first semiconductor element) constituting the upper arm.
  • the M terminal 82 is electrically connected to the emitter electrode (the main electrode on the upper surface side) of the semiconductor element 6 a and the collector electrode (the main electrode on the lower surface side) of the semiconductor element 6 b (second semiconductor element) constituting the lower arm.
  • the N terminal 81 is electrically connected to the emitter electrode (the main electrode on the upper surface side) of the semiconductor element 6 b.
  • the P terminal 80 may be referred to as a positive terminal (input terminal).
  • the N terminal 81 may be referred to as a negative terminal (input terminal).
  • the M terminal 82 may be referred to as an intermediate terminal (output terminal). Each of these terminals constitutes a metal wiring board through which the main current flows.
  • each of the P terminal 80 , the N terminal 81 , and the M terminal 82 constitutes a main terminal connectable to an external conductor. As described above, one end of each of the P terminal 80 , the N terminal 81 , and the M terminal 82 is electrically connected to a predetermined wiring board.
  • end portions of the main terminals (the P terminal 80 , the N terminal 81 , and the M terminal 82 ) and predetermined circuit boards may be joined by laser joining or ultrasonic joining.
  • the end portions of the main terminals and the predetermined circuit boards may each be joined via a joining material.
  • a metal block having a predetermined thickness may be interposed between the end of each of the main terminals and each predetermined circuit board.
  • the end of each of the main terminals and each predetermined circuit board may be electrically connected by a bonding wire. That is, the end of each of the main terminals and each predetermined circuit board may be electrically connected, or another configuration may be interposed between the end of each of the main terminal and each predetermined circuit board.
  • each of these main terminals is made of a metal material, such as a copper material, a copper-alloy-based material, an aluminum-alloy-based material, or an iron-alloy-based material.
  • a plating film may be formed on a surface of each of these main terminals.
  • the plating film may be made of, for example, nickel, a nickel alloy, tin, a tin alloy, or the like. Note that shapes, arrangement positions, the number, and the like of these terminals can be appropriately changed without being limited thereto.
  • a pair of column portions 36 protruding vertically in the Z direction is formed on the upper surface of a side wall on the positive side in the Y direction.
  • the column portion 36 has an elongated shape elongated in the X direction in a planar view along the opening portion 3 a.
  • the two column portions 36 are arranged per phase and are arranged in the X direction.
  • a step portion 31 a which is one step lower than the upper surface of the side wall 31 along the opening portion 3 a is formed on an inner side (the negative side in the Y direction) of the column portion 36 .
  • a plurality of control terminals 83 are embedded in the column portion 36 .
  • Five control terminals 83 are embedded in one column portion 36 .
  • One end of the control terminal 83 protrudes from an upper surface of the column portion 36 and extends upward in the Z direction.
  • the other end of the control terminal 83 is exposed on an upper surface of the step portion 31 a.
  • Five control terminals 83 are arranged for one semiconductor element 6 , and ten control terminals are arranged for one phase. These control terminals 83 are provided to correspond to the control electrodes 61 . Note that the number of the arranged control terminals 83 can be appropriately changed without being limited thereto.
  • control terminal 83 is made of a metal material such as a copper material, a copper-alloy-based material, an aluminum-alloy-based material, or an iron-alloy-based material.
  • the control terminal 83 is integrally molded (insert-molded) to be embedded in the case 3 .
  • a plating film may be formed on a surface of the control terminal 83 .
  • the plating film may be made of, for example, nickel, a nickel alloy, tin, a tin alloy, or the like. Note that shapes, arrangement positions, and the like of the control terminals 83 can be appropriately changed without being limited thereto.
  • a positioning pin 37 extending in the Z direction is provided on an upper surface of the side wall 30 .
  • the positioning pin 37 is provided adjacent to a negative side in the X direction of the column portion 36 on the upper surface of the side wall 30 on the negative side in the X direction.
  • the positioning pin 37 is also provided adjacent to a positive side in the X direction of the column portion 36 on the upper surface of the side wall 30 on the positive side in the X direction.
  • the case 3 has a plurality of through-holes 38 along an outer peripheral edge thereof.
  • the through-holes 38 penetrate the case to the cooler 10 .
  • the corresponding control electrode 61 a ( 61 b ) and the control terminal 83 are electrically connected by a wiring member W.
  • a conductive wire (bonding wire) is used.
  • a material of the conductive wire any one of gold, copper, aluminum, a gold alloy, a copper alloy, and an aluminum alloy or any combination thereof can be used.
  • a member other than the conductive wire can be used.
  • a ribbon can be used as the wiring member.
  • An internal space defined by the case 3 is filled with the sealing resin 4 .
  • the case 3 may be filled with the sealing resin 4 until the upper surface of the sealing resin reaches the upper end of the case 3 . Consequently, various components (the three semiconductor units 2 , the metal wiring board 7 , the terminals, the wiring member W, and the like) disposed in the case 3 are sealed.
  • the sealing resin 4 may be made of, for example, a thermosetting resin.
  • the sealing resin 4 preferably contains at least one of an epoxy resin, a silicone resin, a phenol resin, and a melamine resin.
  • an epoxy resin mixed with an inorganic filler is suitable from the viewpoint of insulation, heat resistance, and heat dissipation.
  • main wiring functioning as a part of the main current path of the module is formed by the metal wiring board 7 such as a lead frame.
  • the shape of the metal wiring board 7 or 9 can affect a length of the main current path of the entire module. Moreover, the shape of the metal wiring board 7 or 9 can affect an arrangement posture of the metal wiring board 7 or 9 at the time of module assembly. More specifically, since a current tends to flow through the shortest path in the metal wiring board 7 , the shape or arrangement of the metal wiring board 7 or 9 can affect the length of the main current path of the entire module.
  • the metal wiring boards 7 and 9 are joined, the metal wiring boards 7 and 9 are arranged on the laminate substrate 5 or the semiconductor elements 6 a and 6 b in advance. At that time, when the position of the center of gravity is shifted due to the shape of each of the metal wiring boards 7 and 9 , the metal wiring boards 7 and 9 may be joined to, in an inclined state, the laminate substrate 5 or the semiconductor elements 6 a and 6 b. That is, it can be assumed that the self-standing stability of the metal wiring boards 7 and 9 as a single body significantly affects the postures thereof at the time of joining. The postures of the metal wiring boards 7 and 9 at the time of joining not only can affect the mechanical strength of a joining part but also can affect output characteristics at the time of operation.
  • the shapes of the metal wiring boards 7 and 9 are considered one important factor that affects not only the electrical characteristics but also the mechanical strength of the entire module.
  • the present inventors have arrived at the present invention by focusing on the shapes of the metal wiring boards 7 and 9 and a layout of the main current path (main terminals and wiring pattern) of the entire module.
  • a specific configuration thereof will be described in detail.
  • FIG. 7 is a plan view of the metal wiring board (first metal wiring board) according to the present embodiment.
  • FIG. 8 is a partially enlarged view focusing on the metal wiring board (first metal wiring board) in FIG. 4 .
  • FIG. 9 is a plan view of another metal wiring board (second metal wiring board) according to the present embodiment.
  • FIG. 10 is a partially enlarged view focusing on the metal wiring board (second metal wiring board) in FIG. 5 .
  • the metal wiring board 7 (first metal wiring board) positioned on the upper arm side (right side in FIG. 3 ) will be described as an example.
  • the metal wiring board 7 (first metal wiring board) positioned on the upper arm side (right side in FIG. 3 )
  • FIGS. 9 and 10 the metal wiring board 7 (second metal wiring board) positioned on the lower arm side (left side in FIG. 3 ) will be described as an example.
  • the metal wiring board 7 includes the first joining portion 70 , the second joining portion 71 , and the coupling portion 72 .
  • the coupling portion 72 further has a first rising portion 72 a, a second rising portion 72 b, and a horizontal portion 72 c.
  • the first joining portion 70 is formed in a rectangular shape smaller than the main electrode 60 a of the semiconductor element 6 a in a planar view.
  • the first joining portion 70 has a rectangular shape with long sides in the Y direction and short sides in the X direction.
  • the first joining portion 70 includes a plate-shaped part having an upper surface and a lower surface in an XY plane and having a thickness in the Z direction.
  • the first joining portion 70 is joined to a widthwise center of one side of the main electrode 60 a in the X direction on the upper surface side. That is, the side of the first joining portion 70 in the X direction is formed to include the center line of the main electrode 60 a in the X direction on the upper surface side.
  • a center line Cx of the first joining portion 70 in the X direction is set within a range of 10% or smaller of a length of the main electrode 60 a in the X direction from the center line of the main electrode 60 a in the X direction on the upper surface side. Still more preferably, the center line of the main electrode 60 a in the X direction on the upper surface side coincides with the center line Cx of the first joining portion 70 in the X direction.
  • the first joining portion 70 is joined to a widthwise center of one side of the main electrode 60 a in the Y direction on the upper surface side.
  • the side of the first joining portion 70 in the Y direction is formed to include a center line of the main electrode 60 a in the Y direction on the upper surface side. More preferably, a center line C 1 of the first joining portion 70 in the Y direction is set within a range of 10% or smaller of a length of the main electrode 60 a in the Y direction from the center line of the main electrode 60 a in the Y direction on the upper surface side. Still more preferably, the center line of the main electrode 60 a in the Y direction on the upper surface side coincides with the center line C 1 of the first joining portion 70 in the Y direction.
  • bosses 70 a protruding downward are formed on the lower surface of the first joining portion 70 .
  • the bosses 70 a are arranged at respective positions corresponding to four corners of the first joining portion 70 .
  • recesses 70 b are formed at positions corresponding to the positions immediately above the bosses 70 a, in the upper surface of the first joining portion 70 .
  • the first joining portion 70 is disposed to face the upper surface electrode (main electrode 60 a ) of the semiconductor element 6 in the Z direction and is joined thereto via the joining material S.
  • the upper surface of the first joining portion 70 may have a roughened surface having a surface roughness larger than that of other parts.
  • the roughened surface can be formed by intentionally exposing the surface to, for example, a solvent, a laser, a die, or the like. According to this roughened surface, adhesion to a resin is improved as an anchor effect.
  • the second joining portion 71 is formed in a rectangular shape with short sides in the X direction and long sides in the Y direction in a planar view.
  • the second joining portion 71 includes a plate-shaped part having an upper surface and a lower surface in an XY plane and having a thickness in the Z direction.
  • a plurality of (two in the present embodiment) bosses 71 a protruding downward are formed on the lower surface of the second joining portion 71 .
  • the two bosses 71 a are arranged side by side in a longitudinal direction of the second joining portion 71 .
  • recesses 71 b formed at positions corresponding to positions immediately above the bosses 71 a are formed in the upper surface of the second joining portion 71 .
  • the second joining portion 71 is disposed to face the upper surface of the circuit board 53 in the Z direction and is joined thereto via the joining material S.
  • the first joining portion 70 and the second joining portion 71 are arranged to partially face each other in the X direction in a planar view. That is, one side (coupling side) of the first joining portion 70 and one side (coupling side) of the second joining portion 71 are arranged in parallel at a predetermined distance. Further, the one side of the first joining portion 70 and the one side of the second joining portion 71 are arranged to obliquely face each other in a planar view. For example, as illustrated in FIG. 7 , a long side of the first joining portion 70 and a long side of the second joining portion 71 are arranged in parallel at a predetermined distance and partially face each other. In other words, a center of the long side of the first joining portion 70 and a center of the long side of the second joining portion 71 are not aligned in the same line in the X direction.
  • the coupling portion 72 (first coupling portion) having two sides (a first coupling side in a second direction and a second coupling side in a fourth direction) that are respectively connected to the one side (coupling side in a first direction) of the first joining portion 70 and to the one side (coupling side in a third direction) of the second joining portion 71 , so as to couple the first joining portion 70 and the second joining portion 71 described above together.
  • the first to fourth directions can be parallel to one another and correspond to the direction Y.
  • the coupling portion 72 includes a plate-shaped part formed in a gate shape or an arch shape in a side view.
  • the coupling portion 72 includes a first rising portion 72 a rising upward from the one side of the first joining portion 70 , a second rising portion 72 b rising upward from the one side of the second joining portion 71 , and a horizontal portion 72 c having two sides (first and second rising sides) and being connected to an upper end (upper side) of the first rising portion 72 a at the first rising side thereof and to an upper end (upper side) of the second rising portion 72 b at the second rising side thereof so as to couple the first and second rising portions 72 a, 72 b together.
  • the first rising portion 72 a constitutes one end part of the coupling portion 72
  • the second rising portion 72 b constitutes the other end part of the coupling portion 72 .
  • the first rising portion 72 a rises perpendicularly with respect to the first joining portion 70 from the one side (for example, the one side facing the second joining portion 71 ) of the first joining portion 70 .
  • the first rising portion 72 a includes a plate-shaped part having a main surface on a YZ plane parallel to the one side of the first joining portion 70 , a side surface on a ZX plane, a width in the Y direction, and a thickness in the X direction (see FIGS. 7 and 8 ).
  • the width of the first rising portion 72 a is smaller than a width of the connected first joining portion 70 (a length of the one side of the first joining portion 70 ).
  • the thickness of the first rising portion 72 a may be substantially the same as a thickness of the first joining portion 70 .
  • the thickness of the first rising portion 72 a may be 80% or larger and 120% or smaller of the thickness of the first joining portion 70 .
  • the first rising portion 72 a is coupled to the widthwise center of the one side of the first joining portion 70 . That is, the first rising portion 72 a is formed to include the widthwise center of the one side of the first joining portion 70 . More preferably, a widthwise center line C 2 of the first rising portion 72 a is set within a range of 10% or smaller of the width of the one side of the first joining portion 70 from the widthwise center line C 1 of the one side of the first joining portion 70 . More preferably, as illustrated in FIG. 7 , the widthwise center line C 2 of the first rising portion 72 a coincides with the widthwise center line C 1 of the one side of the first joining portion 70 . In FIG. 7 , the center lines C 1 and C 2 are slightly shifted from each other in the Y direction for convenience of illustration. That is, in the present embodiment, it is not excluded that the center lines C 1 and C 2 completely coincide with each other.
  • the second rising portion 72 b rises perpendicularly with respect to the second joining portion 71 from the one side (for example, the one side facing the first joining portion 70 ) of the second joining portion 71 .
  • the second rising portion 72 b includes a plate-shaped part having a main surface on a YZ plane parallel to the one side of the second joining portion 71 , a side surface on a ZX plane, a width in the Y direction, and a thickness in the X direction (see FIGS. 7 and 8 ).
  • the width of the second rising portion 72 b is smaller than a width of the connected second joining portion 71 (a length of the one side of the second joining portion 71 ).
  • the thickness of the second rising portion 72 b may be substantially the same as a thickness of the second joining portion 71 .
  • the thickness of the second rising portion 72 b may be 80% or larger and 120% or smaller of the thickness of the second joining portion 71 .
  • the second rising portion 72 b is coupled to the widthwise center of the one side of the second joining portion 71 . That is, the second rising portion 72 b is formed to include the widthwise center of the one side of the second joining portion 71 . More preferably, a widthwise center line C 4 of the second rising portion 72 b is set within a range of 10% or smaller of the width of the one side of the second joining portion 71 from a widthwise center line C 3 of the one side of the second joining portion 71 . More preferably, as illustrated in FIG. 7 , the widthwise center line C 4 of the second rising portion 72 b coincides with the widthwise center line C 3 of the one side of the second joining portion 71 . In FIG. 7 , the center lines C 3 and C 4 are slightly shifted from each other in the Y direction for convenience of illustration. That is, in the present embodiment, it is not excluded that the center lines C 3 and C 4 completely coincide with each other.
  • the first rising portion 72 a and the second rising portion 72 b are arranged to partially face each other thereof in the X direction in a planar view. That is, one surface of the first rising portion 72 a and one surface of the second rising portion 72 b are arranged in parallel at a predetermined distance. Further, the one surface of the first rising portion 72 a and the one surface of the second rising portion 72 b are arranged to obliquely face each other in a planar view. For example, as illustrated in FIG. 7 , the one surface of the first rising portion 72 a and the one surface of the second rising portion 72 b are arranged in parallel at the predetermined distance and partially face each other. In addition, the thickness of the first rising portion 72 a and the thickness of the second rising portion 72 b are preferably the same.
  • a height of the upper end of the first rising portion 72 a and a height of the upper end of the second rising portion 72 b are preferably the same.
  • a lower end of the first rising portion 72 a is positioned to be preferably higher than a lower end of the second rising portion 72 b. That is, the first joining portion 70 is provided at a position (position on the positive side in the Z direction) higher than the second joining portion 71 . More specifically, the first joining portion 70 is preferably provided at a position higher than the second joining portion 71 by the thickness of the semiconductor element 6 a.
  • the horizontal portion 72 c includes a plate-shaped part having an upper surface and a lower surface in an XY plane and having a thickness in the Z direction.
  • the horizontal portion 72 c has a crank shape bent twice at a substantially right angle in a planar view.
  • a width of the horizontal portion 72 c is preferably the same as that of the first rising portion 72 a or the second rising portion 72 b.
  • the horizontal portion 72 c includes a first extending portion 72 d, a second extending portion 72 e, and a third extending portion 72 f.
  • the first extending portion 72 d has a rectangular shape extending in the X direction with a predetermined width from the one side of the first joining portion 70 facing the second joining portion 71 .
  • the first extending portion 72 d is long in the Y direction.
  • the second extending portion 72 e is continuous to one side of the first extending portion 72 d and has a rectangular shape extending in the Y direction with a predetermined width.
  • the second extending portion 72 e is long in the Y direction.
  • the third extending portion 72 f has a rectangular shape extending in the X direction with a predetermined width from the one side of the second joining portion 71 facing the first joining portion 70 .
  • the third extending portion 72 f is long in the Y direction.
  • the third extending portion 72 f is continuous to one side of the second extending portion 72 e.
  • the first extending portions 72 d fillets are formed at edge parts (two diagonally facing corner portions), respectively, in a planar view.
  • the thickness of the metal wiring board 7 configured as described above is a uniform thickness from the first joining portion 70 to the second joining portion 71 , but is not limited thereto.
  • the thickness of the metal wiring board 7 is not necessarily uniform from the first joining portion 70 to the second joining portion 71 and may be partially thin.
  • one end of the coupling portion 72 is coupled to the widthwise center of the one side of the first joining portion 70
  • the other end of the coupling portion 72 is coupled to the widthwise center of the one side of the second joining portion 71 . Consequently, the position of the center of gravity of the metal wiring board 7 alone is positioned near the center of the coupling portion 72 (horizontal portion 72 c ). Hence, the self-standing stability of the metal wiring board 7 alone can be improved, and it is possible to prevent inclination and the like of the joining portion by suppressing a posture change at the time of joining as much as possible.
  • the coupling is also performed on a widthwise center of the upper surface electrode (main electrode 60 a ) of the semiconductor element 6 a. Therefore, a current bias in the width direction (Y direction) in the upper surface electrode (main electrode 60 a ) can be suppressed, and partial overheating of the semiconductor element 6 a can be suppressed.
  • the recesses 70 b are formed by recessing the first joining portion 70 of the metal wiring board 7 from the upper surface side, and the bosses 70 a are formed to protrude from the lower surface side.
  • the bosses 70 a are arranged at positions close to four corners of the rectangular first joining portion 70 in a planar view.
  • a gap can be secured by at least a height of the boss 70 a between the first joining portion 70 and the semiconductor element 6 a.
  • a thickness of the joining material S can be secured. Consequently, sufficient joining strength can also be ensured.
  • the recesses 70 b are formed at positions corresponding to positions immediately above the bosses 70 a , in the upper surface of the first joining portion 70 .
  • a surface area of the upper surface of the first joining portion 70 increases, and the adhesion (anchor effect) between the upper surface of the first joining portion 70 and the sealing resin 4 can be improved.
  • the progress of the peeling of the upper surface of the metal wiring board 7 due to thermal stress can be suppressed at a position above the semiconductor element 6 a.
  • bosses 71 a protruding downward are also formed on a back surface side of the second joining portion 71 . Consequently, a gap can be secured by at least a height of the boss 71 a between the second joining portion 71 and the facing circuit board 53 . By filling the gap with the joining material S, a thickness of the joining material S can be secured.
  • the metal wiring board 9 on the lower arm side basically has a configuration common to that of the metal wiring board 7 on the upper arm side and differs from the metal wiring board 7 in that orientations of some configurations are different.
  • the metal wiring board 9 includes the third joining portion 90 , the fourth joining portion 91 , and the coupling portion 92 .
  • the coupling portion 92 further has a third rising portion 92 a, a fourth rising portion 92 b, and a horizontal portion 92 c.
  • the third joining portion 90 is formed in a rectangular shape smaller than the main electrode 60 b of the semiconductor element 6 b in a planar view.
  • the third joining portion 90 has a rectangular shape with long sides in the Y direction and short sides in the X direction.
  • the third joining portion 90 includes a plate-shaped part having an upper surface and a lower surface in an XY plane and having a thickness in the Z direction.
  • the third joining portion 90 is joined to a widthwise center of one side of the main electrode 60 b in the Y direction on the upper surface side. That is, the side of the third joining portion 90 in the Y direction is formed to include a center line of the main electrode 60 b in the X direction on the upper surface side. More preferably, a center line Cy of the third joining portion 90 in the Y direction is set within a range of 10% or smaller of a length of the main electrode 60 b in the Y direction from the center line of the main electrode 60 b in the Y direction on the upper surface side.
  • the center line of the main electrode 60 b in the X direction on the upper surface side coincides with the center line Cy of the third joining portion 90 in the Y direction.
  • the third joining portion 90 is joined to a widthwise center of one side of the main electrode 60 b in the X direction on the upper surface side. That is, the side of the third joining portion 90 in the X direction is formed to include the center line of the main electrode 60 b in the X direction on the upper surface side.
  • a center line C 1 of the third joining portion 90 in the X direction is set within a range of 10% or smaller of a length of the main electrode 60 b in the X direction from the center line of the main electrode 60 b in the X direction on the upper surface side.
  • the center line of the main electrode 60 b in the X direction on the upper surface side coincides with the center line C 1 of the third joining portion 90 in the X direction.
  • bosses 90 a protruding downward are formed on the lower surface of the third joining portion 90 .
  • the bosses 90 a are arranged at respective positions corresponding to four corners of the third joining portion 90 .
  • recesses 90 b are formed at positions corresponding to the positions immediately above the bosses 90 a, in the upper surface of the third joining portion 90 .
  • the third joining portion 90 is disposed to face the upper surface electrode (main electrode 60 b ) of the semiconductor element 6 in the Z direction and is joined thereto via the joining material S.
  • the upper surface of the third joining portion 90 may have a roughened surface having a surface roughness larger than that of other parts.
  • the roughened surface can be formed by intentionally exposing the surface to, for example, a solvent, a laser, a die, or the like.
  • the fourth joining portion 91 is formed in a rectangular shape with short sides in the Y direction and long sides in the X direction in a planar view.
  • the fourth joining portion 91 includes a plate-shaped part having an upper surface and a lower surface in an XY plane and having a thickness in the Z direction.
  • a plurality of (two in the present embodiment) bosses 91 a protruding downward are formed on the lower surface of the fourth joining portion 91 .
  • the two bosses 91 a are arranged side by side in a longitudinal direction of the fourth joining portion 91 .
  • recesses 91 b are formed at positions corresponding to positions immediately above the bosses 91 a, in the upper surface of the fourth joining portion 91 .
  • the fourth joining portion 91 is disposed to face the upper surface of the circuit board 54 in the Z direction and is joined thereto via the joining material S.
  • the third joining portion 90 and the fourth joining portion 91 are arranged to partially face each other in the Y direction in a planar view. That is, one side of the third joining portion 90 and one side of the fourth joining portion 91 are arranged in parallel at a predetermined distance.
  • the one side of the third joining portion 90 and the one side of the fourth joining portion 91 are arranged to obliquely face each other in a planar view.
  • a long side of the third joining portion 90 and a long side of the fourth joining portion 91 are arranged in parallel at a predetermined distance and partially face each other.
  • the coupling portion 92 couples the third joining portion 90 and the fourth joining portion 91 described above together.
  • the coupling portion 92 includes a plate-shaped part formed in a gate shape or an arch shape in a side view.
  • the coupling portion 92 includes a third rising portion 92 a rising upward from the one side of the third joining portion 90 , a fourth rising portion 92 b rising upward from the one side of the fourth joining portion 91 , and a horizontal portion 92 c coupling an upper end of the third rising portion 92 a and an upper end of the fourth rising portion 92 b together.
  • the third rising portion 92 a constitutes one end part of the coupling portion 92
  • the fourth rising portion 92 b constitutes the other end part of the coupling portion 92 .
  • the third rising portion 92 a rises perpendicularly with respect to the third joining portion 90 from the one side (for example, the one side facing the fourth joining portion 91 ) of the third joining portion 90 .
  • the third rising portion 92 a includes a plate-shaped part having a main surface on a ZX plane parallel to the one side of the third joining portion 90 , a side surface on a YZ plane, a width in the X direction, and a thickness in the Y direction (see FIGS. 9 and 10 ).
  • the width of the third rising portion 92 a is smaller than a width of the connected third joining portion 90 (a length of the one side of the third joining portion 90 ).
  • the thickness of the third rising portion 92 a may be substantially the same as a thickness of the third joining portion 90 .
  • the thickness of the third rising portion 92 a may be 80% or larger and 120% or smaller of the thickness of the third joining portion 90 .
  • the third rising portion 92 a is coupled to a widthwise center of the one side of the third joining portion 90 . That is, the third rising portion 92 a is formed to include the widthwise center of the one side of the third joining portion 90 . More preferably, a widthwise center line C 2 of the third rising portion 92 a is set within a range of 10% or smaller of the width of the one side of the third joining portion 90 from the widthwise center line C 1 of the one side of the third joining portion 90 . More preferably, as illustrated in FIG. 9 , the widthwise center line C 2 of the third rising portion 92 a coincides with the widthwise center line C 1 of the one side of the third joining portion 90 . In FIG. 9 , the center lines C 1 and C 2 are slightly shifted from each other in the Y direction for convenience of illustration. That is, in the present embodiment, it is not excluded that the center lines C 1 and C 2 completely coincide with each other.
  • the fourth rising portion 92 b rises perpendicularly with respect to the fourth joining portion 91 from the one side (for example, the one side facing the third joining portion 90 ) of the fourth joining portion 91 .
  • the fourth rising portion 92 b includes a plate-shaped part having a main surface on a ZX plane parallel to the one side of the fourth joining portion 91 , a side surface on a YZ plane, a width in the X direction, and a thickness in the Y direction (see FIGS. 9 and 10 ).
  • the width of the fourth rising portion 92 b is smaller than a width of the connected fourth joining portion 91 (a length of the one side of the fourth joining portion 91 ).
  • the thickness of the fourth rising portion 92 b may be substantially the same as a thickness of the fourth joining portion 91 .
  • the thickness of the fourth rising portion 92 b may be 80% or larger and 120% or smaller of the thickness of the fourth joining portion 91 .
  • the fourth rising portion 92 b is coupled to the widthwise center of the one side of the fourth joining portion 91 . That is, the fourth rising portion 92 b is formed to include the widthwise center of the one side of the fourth joining portion 91 . More preferably, a widthwise center line C 4 of the fourth rising portion 92 b is set within a range of 10% or smaller of the width of the one side of the fourth joining portion 91 from a widthwise center line C 3 of the one side of the fourth joining portion 91 . More preferably, as illustrated in FIG. 9 , the widthwise center line C 4 of the fourth rising portion 92 b coincides with the widthwise center line C 3 of the one side of the fourth joining portion 91 . In FIG. 9 , the center lines C 3 and C 4 are slightly shifted from each other in the Y direction for convenience of illustration. That is, in the present embodiment, it is not excluded that the center lines C 3 and C 4 completely coincide with each other.
  • the third rising portion 92 a and the fourth rising portion 92 b are arranged to partially face each other in the Y direction in a planar view. That is, one surface of the third rising portion 92 a and one surface of the fourth rising portion 92 b are arranged in parallel at a predetermined distance. Further, the one surface of the third rising portion 92 a and the one surface of the fourth rising portion 92 b are arranged to obliquely face each other in a planar view. For example, as illustrated in FIG. 9 , the one surface of the third rising portion 92 a and the one surface of the fourth rising portion 92 b are arranged in parallel at the predetermined distance and partially face each other. In addition, the thickness of the third rising portion 92 a and the thickness of the fourth rising portion 92 b are preferably the same.
  • a height of the upper end of the third rising portion 92 a and a height of the upper end of the fourth rising portion 92 b are preferably the same.
  • a lower end of the third rising portion 92 a is positioned to be preferably higher than a lower end of the fourth rising portion 92 b. That is, the third joining portion 90 is provided at a position (position on the positive side in the Z direction) higher than the fourth joining portion 91 . More specifically, the third joining portion 90 is preferably provided at a position higher than the fourth joining portion 91 by the thickness of the semiconductor element 6 b.
  • the horizontal portion 92 c includes a plate-shaped part having an upper surface and a lower surface in an XY plane and having a thickness in the Z direction.
  • the horizontal portion 92 c has a crank shape bent twice at a substantially right angle in a planar view.
  • a width of the horizontal portion 92 c is preferably the same as that of the third rising portion 92 a or the fourth rising portion 92 b.
  • the horizontal portion 92 c includes a first extending portion 92 d, a second extending portion 92 e, and a third extending portion 92 f.
  • the first extending portion 92 d has a rectangular shape extending in the Y direction with a predetermined width from the one side of the third joining portion 90 facing the fourth joining portion 91 .
  • the first extending portion 92 d is long in the X direction.
  • the second extending portion 92 e is continuous to one side of the first extending portion 92 d and has a rectangular shape extending in the X direction with a predetermined width.
  • the second extending portion 92 e is long in the X direction.
  • the third extending portion 92 f has a rectangular shape extending in the Y direction with a predetermined width from the one side of the fourth joining portion 91 facing the third joining portion 90 .
  • the third extending portion 92 f is long in the X direction.
  • the third extending portion 92 f is continuous to one side of the second extending portion 92 e.
  • the first extending portions 92 d (fillets) are formed at edge parts (two diagonally facing corner portions), respectively, in a planar view.
  • the thickness of the metal wiring board 9 configured as described above is a uniform thickness from the third joining portion 90 to the fourth joining portion 91 , but is not limited thereto.
  • the thickness of the metal wiring board 9 is not necessarily uniform from the third joining portion 90 to the fourth joining portion 91 and may be partially thin.
  • one end of the coupling portion 92 is coupled to the widthwise center of the one side of the third joining portion 90
  • the other end of the coupling portion 92 is coupled to the widthwise center of the one side of the fourth joining portion 91 . Consequently, the position of the center of gravity of the metal wiring board 9 alone is positioned near the center of the coupling portion 92 (horizontal portion 92 c ). Hence, the self-standing stability of the metal wiring board 9 alone can be improved, and it is possible to prevent inclination and the like of the joining portion by suppressing a posture change at the time of joining as much as possible.
  • the coupling is also performed on a widthwise center of the upper surface electrode (main electrode 60 b ) of the semiconductor element 6 b. Therefore, a current bias in the width direction (Y direction) in the upper surface electrode (main electrode 60 b ) can be suppressed, and partial overheating of the semiconductor element 6 b can be suppressed.
  • the recesses 90 b are formed by recessing the third joining portion 90 of the metal wiring board 9 from the upper surface side, and the bosses 90 a are formed to protrude from the lower surface side.
  • the bosses 90 a are arranged at positions close to four corners of the rectangular third joining portion 90 in a planar view.
  • a gap can be secured by at least a height of the boss 90 a between the third joining portion 90 and the semiconductor element 6 b.
  • a thickness of the joining material S can be secured. Consequently, sufficient joining strength can also be ensured.
  • the recesses 90 b are formed at positions corresponding to positions immediately above the bosses 90 a , in the upper surface of the third joining portion 90 .
  • a surface area of the upper surface of the third joining portion 90 increases, and the adhesion (anchor effect) between the upper surface of the third joining portion 90 and the sealing resin 4 can be improved.
  • the progress of the peeling of the upper surface of the metal wiring board 9 due to thermal stress can be suppressed at a position above the semiconductor element 6 b.
  • bosses 91 a protruding downward are also formed on a back surface side of the fourth joining portion 91 . Consequently, a gap can be secured by at least a height of the boss 91 a between the fourth joining portion 91 and the facing circuit board 54 . By filling the gap with the joining material S, a thickness of the joining material S can be secured.
  • widths of predetermined portions constituting the metal wiring boards 7 , 9 are denoted by D 1 , D 2 , and D 3 , respectively.
  • FIG. 11 is a plan view focusing on the periphery of the metal wiring board in FIG. 3 .
  • a coating layer is applied to an internal member to improve adhesion with the resin.
  • the coating layer may include at least one of polyimide or polyamide.
  • the coating layer is applied by, for example, a spray method.
  • the coupling portions 72 and 92 of the metal wiring boards 7 and 9 in the crank shape, an area of the coupling portion (horizontal portion) can be reduced. Consequently, this makes it possible to appropriately apply the coating layer to a component (the laminate substrate 5 or the semiconductor element 6 a or 6 b ) positioned immediately below the metal wiring boards 7 and 9 .
  • the coating layer can also be appropriately applied to a region R in FIG. 11 .
  • the region R is a rectangular region positioned in the vicinity of a corner (fillet) of the crank shape of the horizontal portion.
  • the coating layer is also applied to the region R, so that the coating layer is easily applied to the surfaces of the laminate substrate 5 or the semiconductor elements 6 a and 6 b around the metal wiring boards 7 and 9 . Consequently, adhesion between the sealing resin 4 and peripheral members thereof is improved, and insulation and reliability resistance can be improved.
  • the circuit boards 52 and 53 are arranged side by side in the X direction.
  • the circuit boards 53 and 54 are arranged side by side in the Y direction intersecting the X direction.
  • the P terminal 80 and the N terminal 81 are arranged side by side in the X direction.
  • the M terminal 82 is disposed to face the N terminal 81 across the circuit boards 53 and 54 . More specifically, the M terminal 82 is disposed to face the N terminal 81 across the second joining portion 71 on the upper arm side.
  • first joining portion 70 and the second joining portion 71 on the upper arm side are arranged such that the one side of the first joining portion 70 and the one side of the second joining portion 71 face each other in a planar view.
  • the coupling portion 72 on the upper arm side couples the one side of the first joining portion 70 and the one side of the second joining portion 71 facing each other.
  • the coupling portion 72 by coupling the facing sides by the coupling portion 72 , the main current path between the semiconductor element 6 on the upper arm side and the circuit board 53 can be further shortened as illustrated in FIGS. 3 and 7 .
  • first joining portion 70 and the second joining portion 71 on the lower arm side are arranged such that the sides thereof on one side face each other in a planar view.
  • the coupling portion 72 on the lower arm side couples the one side of the first joining portion 70 and the one side of the second joining portion 71 facing each other.
  • the main current path between the semiconductor element 6 and the circuit board 54 can be further shortened by coupling the facing sides by the coupling portion 72 . Consequently, the inductance of the entire module can be reduced.
  • the horizontal portion 72 c has the crank shape in a planar view for both the upper and lower arms, and thereby it is possible to adjust the main current path in a state where the position of the center of gravity is maintained at a stable position according to the shape and layout of the peripheral main terminals (the P terminal 80 , the N terminal 81 , and the M terminal 82 ) and the circuit boards 52 to 54 .
  • the semiconductor element 6 a and the metal wiring board 7 on the upper arm side be arranged close to the P terminal 80 side (negative side in the Y direction) and the fourth joining portion 91 of the metal wiring board 9 on the lower arm side be disposed close to the N terminal 81 .
  • the center of gravity of the metal wiring board 7 can be stabilized, stress concentration on an interface with respect to the metal wiring board after sealing can be prevented, and the main current path can be prevented from being close to one side.
  • an inductance reduction effect can be obtained by shortening the main current path. Further, it is easy to adjust the layout of various components in the module, and it is easy to change a chip size and change the design of the components according to product variations.
  • FIG. 12 is a plan view of a metal wiring board according to a modification example.
  • a metal wiring board 7 will be described as an example, but the same shape can also be applied to a metal wiring board 9 .
  • a coupling portion 72 (horizontal portion 72 c ) is formed of an elongated body extending obliquely in a planar view. According to this configuration, since the wiring path can be further shortened by linearly forming the horizontal portion 72 c, it is possible to obtain an effect of further reducing the inductance.
  • FIG. 13 is a schematic plan view illustrating an example of the vehicle to which the semiconductor device according to the present invention is applied.
  • a vehicle 101 illustrated in FIG. 13 includes, for example, a four-wheeled vehicle including four wheels 102 .
  • the vehicle 101 may be, for example, an electric vehicle that drives wheels by a motor or the like, or a hybrid vehicle using power of an internal combustion engine in addition to the motor.
  • the vehicle 101 includes a drive unit 103 which applies power to the wheels 102 and a control device 104 which controls the drive unit 103 .
  • the drive unit 103 may include, for example, at least one of an engine, the motor, and a hybrid of the engine and the motor.
  • the control device 104 performs control (for example, power control) of the drive unit 103 described above.
  • the control device 104 includes the semiconductor device 100 described above.
  • the semiconductor device 100 may be configured to perform power control on the drive unit 103 .
  • the number and the arrangement positions of the semiconductor elements 6 a and 6 b are not limited to the above-described configuration and can be appropriately changed.
  • the number and the layout of the wiring boards are not limited to the above-described configuration and can be appropriately change.
  • the laminate substrate 5 and the semiconductor elements 6 a and 6 b are each configured to have a rectangular shape or a square shape in a planar view, but the present invention is not limited to this configuration. These components may each have a polygonal shape other than the above-described shape.
  • a semiconductor module includes: a first circuit board to which one end of a P terminal is electrically connected; a second circuit board to which one end of an M terminal is electrically connected; a third circuit board to which one end of an N terminal is electrically connected; a first semiconductor element disposed on an upper surface of the first circuit board; a second semiconductor element disposed on an upper surface of the second circuit board; a first metal wiring board configured to connect the first semiconductor element and the second circuit board; and a second metal wiring board configured to connect the second semiconductor element and the third circuit board.
  • the first metal wiring board includes a first joining portion having a rectangular shape in a planar view and joined to an upper surface of a main electrode on an upper surface side of the first semiconductor element, a second joining portion having a rectangular shape in a planar view and joined to an upper surface of the second circuit board, and a first coupling portion configured to couple the first joining portion and the second joining portion.
  • the first joining portion and the second joining portion are arranged such that one side of the first joining portion and one side of the second joining portion face each other in a planar view.
  • the first coupling portion couples the one side of the first joining portion and the one side of the second joining portion facing each other.
  • the second metal wiring board includes a third joining portion having a rectangular shape in a planar view and joined to an upper surface of a main electrode on an upper surface side of the second semiconductor element, a fourth joining portion having a rectangular shape in a planar view and joined to an upper surface of the third circuit board, and a second coupling portion configured to couple the third joining portion and the fourth joining portion.
  • the third joining portion and the fourth joining portion are arranged such that one side of the third joining portion and one side of the fourth joining portion face each other in a planar view.
  • the second coupling portion couples the one side of the third joining portion and the one side of the fourth joining portion facing each other.
  • the first circuit board and the second circuit board are arranged side by side in a predetermined direction
  • the second circuit board and the third circuit board are arranged side by side in a direction intersecting the predetermined direction.
  • the first coupling portion extends in the predetermined direction
  • the second coupling portion extends in a direction intersecting the predetermined direction
  • each of the first semiconductor element and the second semiconductor element has a main electrode formed on each upper surface on one side in the direction intersecting the predetermined direction and a control electrode formed on the upper surface on the other side.
  • the second metal wiring board extends from the upper surface of the second semiconductor element to one side in the direction intersecting the predetermined direction, and a control wiring extends to the other side in the direction intersecting the predetermined direction.
  • a direction in which the one side of the first joining portion and the one side of the second joining portion face each other intersects a direction in which the one side of the third joining portion and the one side of the fourth joining portion face each other.
  • the P terminal and the N terminal are arranged side by side in a predetermined direction
  • the M terminal is disposed to face the N terminal across the second joining portion
  • a direction in which the M terminal faces the N terminal is a direction intersecting the predetermined direction
  • a control terminal is disposed on the M terminal side.
  • one end of the first coupling portion is coupled to a widthwise center of one side of the first joining portion.
  • the one side of the first joining portion and the one side of the second joining portion are arranged to obliquely face each other in a planar view
  • the second coupling portion includes a plate-shaped part having a crank shape in a planar view.
  • the crank shape of the first coupling portion is bent away (toward a negative side in a Y direction) from a joining portion between the M terminal and the second circuit board.
  • the joining portion on the M terminal side and the second joining portion can be arranged away from each other by a predetermined distance on the second circuit board (circuit board 53 ), and a thermal interference between the joining portions is reduced, so that the reliability of each joining portion can be enhanced.
  • the first coupling portion includes a first rising portion rising upward from the one side of the first joining portion, a second rising portion rising upward from the one side of the second joining portion, and a horizontal portion configured to couple an upper end of the first rising portion and an upper end of the second rising portion and have a crank shape in a planar view.
  • the horizontal portion has a fillet formed at an edge part of the horizontal portion in a planar view.
  • the other end of the first coupling portion is coupled to a widthwise center of one side of the second joining portion.
  • one end of the second coupling portion is coupled to a widthwise center of one side of the third joining portion.
  • the one side of the third joining portion and the one side of the fourth joining portion are arranged to obliquely face each other in a planar view
  • the second coupling portion includes a plate-shaped part having a crank shape in a planar view.
  • the crank shape of the second coupling portion is bent away (toward a negative side in an X direction) from a joining portion between the N terminal and the third circuit board.
  • the joining portion on the N terminal side and the fourth joining portion can be arranged away from each other by a predetermined distance on the third circuit board (circuit board 54 ), and a thermal interference between the joining portions is reduced, so that the reliability of each joining portion can be enhanced.
  • the metal wiring board according to the above-described embodiment includes a first joining portion having a rectangular shape in a planar view and joined to an upper surface of a main electrode of the semiconductor element, a second joining portion having a rectangular shape in a planar view and joined to an upper surface of a predetermined circuit board, and a coupling portion configured to couple the first joining portion and the second joining portion.
  • One side of the first joining portion and one side of the second joining portion are arranged to face each other.
  • One end of the coupling portion is coupled to a widthwise center of the one side of the first joining portion.
  • a widthwise center line of the one end of the coupling portion is set within a range of 10% or smaller of the width of the one side of the first joining portion from a widthwise center line of the one side of the first joining portion.
  • the widthwise center line of the one end of the coupling portion coincides with the widthwise center line of the one side of the first joining portion.
  • one side of the first joining portion and one side of the second joining portion are arranged to obliquely face each other in a planar view
  • the coupling portion includes a plate-shaped part having a crank shape in a planar view.
  • the coupling portion includes a first rising portion rising upward from the one side of the first joining portion, a second rising portion rising upward from the one side of the second joining portion, and a horizontal portion configured to couple an upper end of the first rising portion and an upper end of the second rising portion and have a crank shape in a planar view.
  • the horizontal portion includes: a first extending portion extending from the one side of the first joining portion in a direction perpendicular to the one side, with a predetermined width, a second extending portion which is continuous to one side of the first extending portion and extends in a direction perpendicular to the first extending portion with a predetermined width, and a third extending portion which extends from one side of the second joining portion in a direction perpendicular to the one side, with a predetermined width, and is continuous to one side of the second extending portion.
  • the horizontal portion has a fillet formed at an edge part of the horizontal portion in a planar view.
  • the other end of the coupling portion is coupled to a widthwise center of the one side of the second joining portion.
  • a widthwise center line of the other end of the coupling portion is set within a range of 10% or smaller of the width of the one side of the second joining portion from a widthwise center line of the one side of the second joining portion.
  • the widthwise center line of the other end of the coupling portion coincides with the widthwise center line of the one side of the second joining portion.
  • each of the first joining portion and the second joining portion includes a plate-shaped part having an upper surface and a lower surface and has bosses formed on the lower surface of the plate-shaped part and protruding downward and recesses formed at positions corresponding to positions immediately above the boss on the upper surface of the plate-shaped part
  • the bosses are provided on one side and the other side in the width direction of the one side of the first joining portion in a planar view, and the center line of the one end of the coupling portion is disposed between the bosses. According to this configuration, the bosses are positioned on an outer side of the joining portion, and the metal wiring board can be stably disposed.
  • the bosses are provided on one side and the other side in the width direction of the one side of the first joining portion in a planar view, and the one end of the coupling portion is entirely disposed between the bosses. According to this configuration, the bosses are positioned on an outer side of the joining portion, and the metal wiring board can be stably disposed.
  • the bosses are provided on one side and the other side in the width direction of the one side of the second joining portion in a planar view, and the center line of the one end of the coupling portion is disposed between the bosses. According to this configuration, the bosses are positioned on an outer side of the joining portion, and the metal wiring board can be stably disposed.
  • the bosses are provided on one side and the other side in the width direction of the one side of the second joining portion in a planar view, and the one end of the coupling portion is entirely disposed between the bosses. According to this configuration, the bosses are positioned on an outer side of the joining portion, and the metal wiring board can be stably disposed.
  • the present invention has an effect of enabling the arrangement posture to be stabilized and is particularly useful for a metal wiring board applicable to a semiconductor module for electrical equipment.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Inverter Devices (AREA)

Abstract

A metal wiring for connecting a semiconductor element and to a circuit board, includes: a first joining portion having a rectangular shape in a planar view and configured to be joined to an upper surface of a main electrode of the semiconductor element; a second joining portion having a rectangular shape in the planar view and joined to an upper surface of the circuit board; and a coupling portion having first and second joining sides, respectively connected to coupling sides of the first and second joining portions so as to couple the first and second joining portions such that the coupling sides of the first and second joining portions face each other. The first joining side of the coupling portion is coupled to the coupling side of the first joining portion approximately at a center thereof in a first direction parallel to the coupling side of the first joining portion.

Description

    CROSS REFERENCE TO RELATED APPLICATIONS
  • This is a continuation application of International Application PCT/JP2023/008466 filed on Mar. 7, 2023 which claims priority from a Japanese Patent Application No. 2022-051041 filed on Mar. 28, 2022, the contents of which are incorporated herein by reference.
  • BACKGROUND Technical Field
  • The present invention relates to a metal wiring board.
  • Related Art
  • A semiconductor module has a substrate, on which a semiconductor element such as an insulated gate bipolar transistor (IGBT), a power metal oxide semiconductor field effect transistor (MOSFET), or a free wheeling diode (FWD) is provided, and is used in an inverter device and the like.
  • In this type of semiconductor module, for example, as provided in WO 2016/174899, WO 2020/071102, and WO 2016/084622, four semiconductor chips are arranged at a center of a resin case formed in a frame shape. The four semiconductor chips are arranged on an insulating substrate (also referred to as a laminate substrate). A metal wiring board (also referred to as a lead frame) for wiring is disposed on an upper surface electrode of each semiconductor chip. The metal wiring board is formed in a predetermined shape by, for example, stamping a metal plate. One end of each metal wiring board is electrically connected to a circuit pattern on the insulating substrate disposed at the center of the module.
  • Moreover, a shape of a metal wiring board can affect an arrangement posture of the metal wiring board at the time of module assembly. For example, when the metal wiring board is joined, the metal wiring board is disposed on a laminate substrate or a semiconductor chip in advance. At that time, when a position of the center of gravity is shifted due to the shape of the metal wiring board, the metal wiring board may be joined to, in an inclined state, the laminate substrate or the semiconductor chip.
  • The present invention has been made in view of the above description, and an object of the present invention is to provide a metal wiring board capable of stabilizing an arrangement posture.
  • SUMMARY
  • A metal wiring board according to one aspect of the present invention includes: a first joining portion having a rectangular shape in a planar view and joined to an upper surface of a main electrode of a semiconductor element; a second joining portion having a rectangular shape in a planar view and joined to an upper surface of a predetermined circuit board; and a coupling portion configured to couple the first joining portion and the second joining portion. One side of the first joining portion and one side of the second joining portion are arranged to face each other. One end of the coupling portion is coupled to a widthwise center of the one side of the first joining portion.
  • According to the present invention, it is possible to stabilize an arrangement posture of the metal wiring board.
  • BRIEF DESCRIPTION OF DRAWINGS
  • FIG. 1 is a plan view of a semiconductor device according to the present embodiment from above;
  • FIG. 2 is a plan view in which a sealing resin of FIG. 1 is omitted;
  • FIG. 3 is a partially enlarged view focusing on one phase of FIG. 2 ;
  • FIG. 4 is a cross-sectional view of the semiconductor device along line X-X in FIG. 3 ;
  • FIG. 5 is a cross-sectional view of the semiconductor device along line Y-Y in FIG. 3 ;
  • FIG. 6 is an equivalent circuit diagram of one phase of the semiconductor device according to the present embodiment;
  • FIG. 7 is a plan view of a metal wiring board (first metal wiring board) according to the present embodiment;
  • FIG. 8 is a partially enlarged view focusing on a metal wiring board (first metal wiring board) in FIG. 4 ;
  • FIG. 9 is a plan view of another metal wiring board (second metal wiring board) according to the present embodiment;
  • FIG. 10 is a partially enlarged view focusing on a metal wiring board (second metal wiring board) in FIG. 5 ;
  • FIG. 11 is a plan view focusing on a periphery of a metal wiring board in FIG. 3 ;
  • FIG. 12 is a plan view of a metal wiring board according to a modification example; and
  • FIG. 13 is a schematic plan view illustrating an example of a vehicle to which the semiconductor device according to the present invention is applied.
  • DETAILED DESCRIPTION
  • Hereinafter, a semiconductor device to which the present invention can be applied will be described. FIG. 1 is a plan view of a semiconductor device according to the present embodiment from above. FIG. 2 is a plan view in which a sealing resin of FIG. 1 is omitted. FIG. 3 is a partially enlarged view focusing on one phase of FIG. 2 . FIG. 4 is a cross-sectional view of the semiconductor device along line X-X in FIG. 3 . FIG. 5 is a cross-sectional view of the semiconductor device along line Y-Y in FIG. 3 . FIG. 6 is an equivalent circuit diagram of one phase of the semiconductor device according to the present embodiment. In FIGS. 4 and 5 , for convenience of illustration, some configurations (for example, a joining material, a boss of a metal wiring board, and the like) are omitted.
  • In the following drawings, a longitudinal direction of the semiconductor device (cooler) is defined as an X direction, a transverse direction of the semiconductor device is defined as a Y direction, and a height direction (a thickness direction of a substrate) is defined as a Z direction. In addition, the longitudinal direction of the semiconductor device is a direction in which a plurality of wiring boards (or a plurality of phases) are arranged. The illustrated X, Y, and Z axes are orthogonal to each other and form a right-handed system. In some cases, the X direction may be referred to as a right-left direction, the Y direction may be referred to as a front-rear direction, and the Z direction may be referred to as an up-down direction. Further, the +Z direction may be referred to as upward, and the −Z direction may be referred to as downward. In addition, a position on the +Z side may be referred to as a high position, and a position on the −Z side may be referred to as a low position. These directions (front-rear, right-left, and up-down directions) and height are terms used for convenience of description, and the correspondence relationships of each with the XYZ directions may change depending on an attachment posture of the semiconductor device. For example, a heat dissipation surface side (cooler side) of the semiconductor device is referred to as a lower surface side, and the opposite side thereof is referred to as an upper surface side. In the present specification, the term “in a planar view” means a case where an upper surface or a lower surface of the semiconductor device is viewed in the Z direction. In addition, in the present specification, the term “facing” means an arrangement in which two components face each other and may mean not only a relationship of 180° but also a relationship of 170° or larger and 190° including manufacturing variations. The term “parallel” means that two lines may have not only a relationship of 0° but also a relationship of −10° or larger and 10° or smaller including manufacturing variations. In addition, the term “perpendicular” means that two lines may have not only a relationship of 90° but also a relationship of 80° or larger and 100° or smaller including manufacturing variations. The same length, width, and thickness may include those in a range of ±10% including manufacturing variations. In addition, the ratios between widths and thicknesses and the size relationships between the members in the drawings are illustrated in schematic views, and thus are not necessarily the same throughout the drawings. For convenience of description, it is also assumed that the size relationships between the members are exaggerated.
  • A semiconductor device 100 according to the present embodiment is applied to, for example, a power conversion device such as an inverter of an industrial or in-vehicle motor. As illustrated in FIGS. 1 to 5 , the semiconductor device 100 is configured to include a semiconductor module 1 disposed on an upper surface of a cooler 10. Note that the cooler 10 has any configuration with respect to the semiconductor module 1.
  • The cooler 10 releases heat of the semiconductor module 1 to the outside and has a rectangular shape in a planar view. The cooler 10 may be made of a metal having good heat dissipation properties, such as aluminum, an aluminum alloy, copper, or a copper alloy. The cooler 10 includes a top plate 11, a bottom plate 12, and a plurality of fins 13 arranged between the top plate 11 and the bottom plate 12.
  • The top plate 11, the bottom plate 12, and the plurality of fins 13 are integrated by being joined through brazing or the like.
  • The semiconductor module 1 includes a plurality of (three in the present embodiment) semiconductor units 2, a case 3 accommodating the plurality of semiconductor units 2, and a sealing resin 4 injected into the case 3.
  • The semiconductor unit 2 includes a laminate substrate 5 and semiconductor elements 6 a and 6 b arranged on the laminate substrate 5. In the present embodiment, three semiconductor units 2 are arranged side by side in the X direction. The three semiconductor units 2 form, for example, a U phase, a V phase, and a W phase from a negative side in the X direction and form a three-phase inverter circuit as a whole. Note that the semiconductor unit 2 may be referred to as a power cell.
  • The laminate substrate 5 is configured to include, for example, a direct copper bonding (DCB) substrate, an active metal brazing (AMB) substrate, or a metal base substrate. The laminate substrate 5 is formed by laminating an insulating plate 50, a heat dissipation plate 51, and a plurality of circuit boards 52 to 54 and is formed in a rectangular shape as a whole in a planar view.
  • Specifically, the insulating plate 50 includes a plate-shaped body having an upper surface and a lower surface and has a rectangular shape elongated in the X direction in a planar view. The insulating plate 50 may be made of, for example, a ceramic material such as aluminum oxide (Al2O3), aluminum nitride (AlN), silicon nitride (Si3N4), aluminum oxide (Al2O3) or zirconium oxide (ZrO2).
  • In addition, the insulating plate 50 may be made of, for example, a thermosetting resin such as an epoxy resin or a polyimide resin, or a composite material obtained by using glass or a ceramic material as a filler in a thermosetting resin. The insulating plate 50 preferably has flexibility and may be made of, for example, a material containing a thermosetting resin. Note that the insulating plate 50 may be referred to as an insulating layer or an insulating film.
  • The heat dissipation plate 51 has a predetermined thickness in the Z direction and has a rectangular shape elongated in the Y direction in a planar view. For example, the heat dissipation plate 51 is made of a metal plate having good thermal conductivity, such as copper or aluminum. The heat dissipation plate 51 is disposed on a lower surface of the insulating plate 50. A lower surface of the heat dissipation plate 51 is a surface to be attached to the cooler 10 to which the semiconductor module 1 is attached, and the lower surface also functions as a heat dissipation surface (heat dissipation region) for releasing heat of the semiconductor module 1. The heat dissipation plate 51 is joined to the upper surface of the cooler 10 via a joining material (not illustrated) such as solder. The heat dissipation plate 51 may be disposed on the upper surface of the cooler 10 with a thermal conductive material, such as thermal grease or a thermal compound, interposed therebetween.
  • Each of the plurality of circuit boards 52 to 54 (three in the present embodiment) has a predetermined thickness and has an electrically independent island shape (for example, a rectangular shape in a planar view). The three circuit boards 52 to 54 are arranged at predetermined positions on the upper surface of the insulating plate 50. Note that the shape, the number, the arrangement positions, and the like of the circuit boards 52 to 54 can be appropriately changed without being limited thereto. The circuit boards 52 to 54 may be formed of a metal plate having good thermal conductivity, such as copper or aluminum. The circuit boards 52 to 54 may be referred to as a wiring board, a circuit layer, a circuit pattern, or a wiring pattern.
  • Specifically, the circuit board 52 (first circuit board) has a rectangular shape elongated in the Y direction in a planar view. The circuit board 52 is disposed closer to a positive side in the X direction on the upper surface of the insulating plate 50.
  • The circuit board 53 (second circuit board) has a rectangular shape elongated in the Y direction in a planar view. A length of the circuit board 53 in the Y direction is slightly shorter than a length of the circuit board 52 in the Y direction. The circuit board 53 is disposed closer to a negative side in the X direction on the upper surface of the insulating plate 50. That is, the circuit boards 52 and 53 are arranged side by side in the X direction on the upper surface of the insulating plate 50, the circuit board 52 is positioned on the positive side in the X direction, and the circuit board 53 is positioned on the negative side in the X direction. In addition, a side of the circuit board 52 on the negative side in the X direction and a side of the facing circuit board 53 on the positive side in the X direction may be parallel to each other at a predetermined interval.
  • The circuit board 54 (third circuit board) has a rectangular shape elongated in the X direction in a planar view. A length of the circuit board 54 in the X direction is substantially the same as a length of the circuit board 53 in the X direction. On the upper surface of the insulating plate 50, a space corresponding to a width of the circuit board 53 in the Y direction which is shorter than that of the circuit board 54 is provided at a position on the negative side in the Y direction of the circuit board 53. The circuit board 54 is disposed in the space above the insulating plate 50. That is, the circuit boards 53 and 54 are arranged side by side in the Y direction on the upper surface of the insulating plate 50, the circuit board 53 is positioned on the positive side in the Y direction, and the circuit board 54 is positioned on the negative side in the Y direction. In addition, a length (width) of the circuit board 54 in the Y direction corresponds to a difference between the lengths of the circuit boards 52 and 53 in the Y direction. In addition, a side of the circuit board 53 on the negative side in the Y direction and a side of the facing circuit board 54 on the positive side in the Y direction may be parallel to each other at a predetermined interval.
  • These circuit boards 52 to 54 constitute a part of a wiring path (main current wiring path) of a main current flowing in the module.
  • The semiconductor element 6 a is disposed on an upper surface of the circuit board 52 with a joining material S (see FIG. 8 ) such as solder interposed therebetween. In addition, a side of the circuit board 52 on the negative side in the X direction and a side of the semiconductor element 6 on the negative side in the X direction may be arranged to be parallel to each other at a predetermined interval. The semiconductor element 6 is disposed on an upper surface of the circuit board 53 with the joining material S (see FIG. 10 ) such as solder interposed therebetween. In addition, a side of the circuit board 53 on the positive side in the X direction and a side of the semiconductor element 6 on the positive side in the X direction may be arranged to be parallel to each other at a predetermined interval. Further, the side of the circuit board 53 on the negative side in the Y direction and the side of the semiconductor element 6 b on the negative side in the Y direction may be arranged to be parallel to each other at a predetermined interval. The joining material S may be a conductive material and may be, for example, solder or a metal sintered material. The semiconductor elements 6 a and 6 b are each formed by a semiconductor substrate made of silicon (Si) or the like to have a rectangular shape in a planar view.
  • In addition, the semiconductor elements 6 a and 6 b may each be configured to include a wide bandgap semiconductor element (also referred to as a wide gap semiconductor element) formed by a wide bandgap semiconductor substrate made of silicon carbide (SiC), gallium nitride (GaN), diamond, or the like, in addition to the above-described silicon.
  • For the semiconductor elements 6 a and 6 b, a switching element such as an insulated gate bipolar transistor (IGBT) and a power metal oxide semiconductor field effect transistor (MOSFET) is used. Further, a diode such as a free wheeling diode (FWD) may be used.
  • In the present embodiment, the semiconductor elements 6 a and 6 b are each configured of a reverse conducting (RC)-IGBT element into which functions of an insulated gate bipolar transistor (IGBT) element and a free wheeling diode (FWD) element are integrated (for example, see FIG. 6 ).
  • Note that the semiconductor elements 6 a and 6 b are not limited thereto and may be formed by combining the above-described switching element, diodes, and the like. For example, the IGBT element and the FWD element may be configured separately. In addition, as the semiconductor element 6, a reverse blocking (RB)-IGBT or the like having a sufficient withstand voltage against a reverse bias may be used.
  • In addition, the shapes, the number, the arrangement positions, and the like of the semiconductor elements 6 a and 6 b can be appropriately changed. For example, in the present embodiment, two semiconductor elements (one semiconductor element 6 a and one semiconductor element 6 b) are arranged per phase. The two semiconductor elements 6 a and 6 b are connected in series. In addition, as illustrated in FIG. 6 , of the two semiconductor elements 6, the semiconductor element 6 a (first semiconductor element) disposed on the upper surface of the circuit board 52 (first circuit board) may constitute an upper arm, and the semiconductor element 6 b (second semiconductor element) disposed on the upper surface of the other circuit board 53 (second circuit board) may constitute a lower arm. That is, the circuit board 52 constitutes a part of the main current path of the upper arm, and the circuit board 53 constitutes a part of the main current path of the lower arm. As described above, each of the semiconductor element 6 a and the semiconductor element 6 b may be disposed for each phase. Each semiconductor element is disposed for each phase, and the wiring path is further shortened such that inductance can be reduced. In addition, a plurality of semiconductor elements 6 a and semiconductor elements 6 b may be arranged, and the number of semiconductor elements 6 a may be the same as the number of semiconductor elements 6 b. By connecting the plurality of semiconductor elements 6 a in parallel and connecting the plurality of semiconductor elements 6 b in parallel, the module can have a large capacity. In addition, when the number of semiconductor elements 6 a is the same as the number of semiconductor elements 6 b, it is possible to suppress a current imbalance between the upper arm and the lower arm.
  • The semiconductor element 6 a (6 b) configured as described above has a rectangular shape in a planar view and has an upper surface and a lower surface in an XY plane, and an electrode is formed on each of the surfaces. For example, a main electrode 60 a (60 b) and a control electrode 61 a (61 b) are formed on the upper surface of the semiconductor element 6 a (6 b), and a main electrode (not illustrated) is formed on the lower surface of the semiconductor element 6 a (6 b). The main electrode 60 a (60 b) on the upper surface and the main electrode on the lower surface are electrodes through which a main current flows, and each has a rectangular shape in a planar view having an area occupying a large part of the upper surface of the semiconductor element 6 a (6 b). On the other hand, the control electrode 61 a (61 b) has a much smaller rectangular shape in a planar view than the main electrode 60 a (60 b). For example, in the present embodiment, five control electrodes 61 a (61 b) are formed for one semiconductor element 6 a (6 b). On the upper surface of the semiconductor element 6 a (6 b), the main electrode 60 a (60 b) is formed on one side (a side on a −Y side), and the control electrodes 61 a (61 b) are arranged closer to a side portion on the other side (a side on a +Y side) which is an opposite side. Note that the arrangement of the individual electrodes is not limited thereto and can be appropriately changed.
  • Also, in a case where the semiconductor elements 6 a and 6 b are IGBT elements, the main electrode on the upper surface side may be referred to as an emitter electrode, and the main electrode on the lower surface side may be referred to as a collector electrode. In addition, in a case where the semiconductor elements 6 a and 6 b are MOSFET elements, the main electrode on the upper surface side may be referred to as a source electrode, and the main electrode on the lower surface side may be referred to as a drain electrode.
  • In addition, the control electrodes 61 a and 61 b may include a gate electrode. The gate electrode is an electrode for controlling a gate for turning on and off the main current. In addition, the control electrodes 61 a and 61 b may include an auxiliary electrode. For example, the auxiliary electrode may be an auxiliary source electrode or an auxiliary emitter electrode electrically connected to the main electrode on the upper surface side and serving as a reference potential with respect to a gate potential. In addition, the auxiliary electrode may be a temperature sensing electrode which measures a temperature of the semiconductor element. Such electrodes (the main electrode 60 a and the control electrode 61 a) formed on the upper surface of the semiconductor element 6 a and electrodes (the main electrode 60 b and the control electrode 61 b) formed on the upper surface of the semiconductor element 6 b may be generally referred to as upper surface electrodes, and the electrodes (main electrodes) formed on the lower surfaces of the semiconductor elements 6 a and 6 b may be referred to as lower surface electrodes.
  • In addition, each of the semiconductor elements 6 a and 6 b in the present embodiment may be a so-called vertical switching element in which functional elements such as transistors are formed on the semiconductor substrate in a thickness direction or a horizontal switching element in which these functional elements are formed in a plane direction.
  • The main electrode on the lower surface side of the semiconductor element 6 a is joined to the upper surface of the circuit board 52 (first circuit board) via a joining material S (see FIG. 8 ). In addition, the main electrode on the lower surface side of the semiconductor element 6 b is joined to the upper surface of the circuit board 53 (second circuit board) via a joining material S (see FIG. 10 ). The main electrode 60 on the upper surface side of the semiconductor element 6 a and the upper surface of the circuit board 53 (second circuit board) are electrically connected by a metal wiring board 7 (first metal wiring board). In addition, the main electrode 60 on the upper surface side of the semiconductor element 6 b (second metal wiring board) and the upper surface of the circuit board 54 (third circuit board) are electrically connected by a metal wiring board 7 or 9 The metal wiring boards 7 and 9 constitute a main current wiring member and function as a part of a path (main current path) of a main current flowing in the semiconductor module 1.
  • The metal wiring boards 7 and 9 are each configured of a plate-shaped body having an upper surface and a lower surface. A thickness of the metal wiring board 7 may be 0.1 mm or more and 2.5 mm or less. The metal wiring boards 7 and 9 are each formed of, for example, a metal such as copper, a copper alloy, an aluminum alloy, or an iron alloy. The metal wiring board 7 is formed into a predetermined shape by, for example, stamping. In addition, surfaces of the metal wiring boards 7 and 9 may be plated to prevent oxidation and corrosion. By plating, adhesion to a resin (a coating layer interposed between the metal wiring board and the sealing resin 4) can be improved. Note that a shape of each of the metal wiring boards 7 and 9 to be described below is merely an example and can be appropriately changed. In addition, the metal wiring boards 7 and 9 may be referred to as a lead frame. Hereinafter, the metal wiring boards 7 and 9 will be described separately, but the corresponding configurations are assumed to be common.
  • The metal wiring board 7 according to the present embodiment has a crank shape in a planar view, and the crank shape is formed by being bent a plurality of times in a side view. Specifically, the metal wiring board 7 includes a first joining portion 70, a second joining portion 71, and a coupling portion 72. The first joining portion 70 is joined to the upper surface (main electrode 60) of the semiconductor element 6 a via the joining material S (for example, see FIG. 8 ). The second joining portion 71 is joined to the upper surface of another wiring board (circuit board 53) via the joining material S. The joining material S may be a conductive material and may be, for example, solder or a metal sintered material. The coupling portion 72 (first coupling portion) couples the first joining portion 70 and the second joining portion 71.
  • One end of the metal wiring board 7 is connected to the semiconductor element 6 a on the upper arm side, and the other end of the metal wiring board 7 is connected to the upper surface of the circuit board 53.
  • The metal wiring board 9 according to the present embodiment has a crank shape in a planar view, and the crank shape is formed by being bent a plurality of times in a side view. Specifically, the metal wiring board 9 includes a third joining portion 90, a fourth joining portion 91, and a coupling portion 92. The third joining portion 90 is joined to the upper surface (main electrode 60) of the semiconductor element 6 b via the joining material S (for example, see FIG. 10 ). The fourth joining portion 91 is joined to the upper surface of another wiring board (circuit board 54) via the joining material S. The joining material S may be a conductive material and may be, for example, solder or a metal sintered material. The coupling portion 92 (second coupling portion) couples the third joining portion 90 and the fourth joining portion 91.
  • In addition, one end of the metal wiring board 9 is connected to the semiconductor element 6 b on the lower arm side, and the other end of the metal wiring board 9 is connected to the upper surface of the circuit board 54. Detailed structures of the metal wiring boards 7 and 9 will be described below.
  • Note that the shape, the number, arrangement positions, and the like of the metal wiring boards 7 and 9 described above are merely examples and can be appropriately changed without being limited thereto. A detailed description will be provided below, but in the present embodiment, the semiconductor elements 6 a and 6 b and the metal wiring boards 7 and 9 described above and a main terminal and the like to be described below may form, for example, an inverter circuit illustrated in FIG. 6 .
  • A periphery of the laminate substrate 5, the semiconductor elements 6 a and 6 b, and the metal wiring boards 7 and 9 is surrounded by the case 3. The case 3 has a quadrangular annular tubular or frame shape in a planar view. The case 3 is made of, for example, a thermoplastic resin. Examples of the thermoplastic resin include a polyphenylene sulfide (PPS) resin, a polybutylene terephthalate (PBT) resin, a polybutylene succinate (PBS) resin, a polyamide (PA) resin, a polyether ether ketone (PEEK) resin, and an acrylonitrile butadiene styrene (ABS) resin. An inorganic filler for improving strength and/or functionality may be mixed into the resin. The case 3 is molded by injection molding using the thermoplastic resin.
  • The case 3 has a rectangular frame shape and has an opening portion 3 a at the center thereof. Specifically, the case 3 includes a pair of side walls 30 facing each other in the X direction and a pair of side walls 31 facing each other in the Y direction and is formed into the rectangular frame shape by connecting end portions of the side walls. The pair of side walls 31 is longer than the pair of side walls 30.
  • In addition, the pair of side walls 31 is coupled by two partition walls 32 extending in the Y direction. Consequently, an inner space of the case 3 is partitioned into three spaces arranged in the X direction. The semiconductor unit 2 and the metal wiring boards 7 and 9 are accommodated in the respective spaces. That is, the three semiconductor units 2 and metal wiring boards 7 and 9 are accommodated in the space defined by the frame-shaped case 3. A lower end of the case 3 adheres to an upper surface of the cooler 10 (top plate 11) via an adhesive. The adhesive is preferably, for example, an epoxy-based or silicone-based adhesive.
  • The case 3 is provided with main terminals (a P terminal 80, an N terminal 81, and an M terminal 82) for external connection and a control terminal 83 for control. Regarding the pair of side walls 31 facing each other in a transverse direction (Y direction) of the case 3, the side wall 31 positioned on the negative side in the Y direction has recesses 33 and 34 having a quadrangular shape in a planar view.
  • One P terminal 80 (a terminal portion 80 a to be described below) is disposed in the recess 33. The P terminal 80 is disposed for each phase. An end portion of the P terminal 80 (a tip of a plate-shaped portion 80 b to be described below) is connected to the circuit board 52.
  • The P terminal 80 is formed by integrally molding or coupling the terminal portion 80 a and the plate-shaped portion 80 b together. The terminal portion 80 a is formed of a square nut having a predetermined thickness. The terminal portion 80 a has a screw hole 80 c penetrating the center of the terminal portion in a thickness direction. The terminal portion 80 a is provided on one end (base end) side of the plate-shaped portion 80 b.
  • The plate-shaped portion 80 b has a flat plate shape having an upper surface and a lower surface. The plate-shaped portion 80 b has an elongated shape elongated in the Y direction in a planar view. In addition, the other end (tip) of the plate-shaped portion 80 b is electrically connected to the upper surface of the circuit board 52.
  • Similarly, the N terminal 81 (a terminal portion 81 a to be described below) is disposed in the recess 34. One N terminal 81 is disposed for each phase. An end portion of the N terminal 81 (a tip of the plate-shaped portion 81 b) is connected to the circuit board 54.
  • The N terminal 81 is formed by integrally molding or coupling the terminal portion 81 a and the plate-shaped portion 81 b together. The terminal portion 81 a is formed of a square nut having a predetermined thickness. The terminal portion 81 a has a screw hole 81 c penetrating the center of the terminal portion in the thickness direction. The terminal portion 81 a is provided on one end (base end) side of the plate-shaped portion 81 b.
  • The plate-shaped portion 81 b has a flat plate shape having an upper surface and a lower surface. The plate-shaped portion 81 b has an elongated shape elongated in the Y direction in a planar view. In addition, the other end (tip) of the plate-shaped portion 81 b is joined to the upper surface of the circuit board 54 via a joining material (not illustrated).
  • In addition, regarding the pair of side walls 31 facing each other in the transverse direction (Y direction) of the case 3, the side wall 31 on the positive side in the Y direction has a recess 35 having a quadrangular shape in a planar view. The M terminal 82 (a terminal portion 82 a to be described below) is disposed in the recess 35. One M terminal 82 is disposed for each phase. An end portion of the M terminal 82 (a tip of the plate-shaped portion 82 b) is connected to the circuit board 53.
  • The M terminal 82 is formed by integrally molding or coupling the terminal portion 82 a and the plate-shaped portion 82 b together. The terminal portion 82 a is formed of a square nut having a predetermined thickness. The terminal portion 82 a has a screw hole 82 c penetrating the center of the terminal portion in the thickness direction. The terminal portion 82 a is provided on one end (base end) side of the plate-shaped portion 82 b.
  • The plate-shaped portion 82 b has a flat plate shape having an upper surface and a lower surface. The plate-shaped portion 82 b has an elongated shape elongated in the Y direction in a planar view. In addition, the other end (tip) of the plate-shaped portion 82 b is joined to the upper surface of the circuit board 53 via a joining material (not illustrated).
  • The P terminal 80, the N terminal 81, and the M terminal 82 correspond to P, N, and M in FIG. 6 . As illustrated in FIG. 6 , the P terminal 80 is electrically connected to the collector electrode (the main electrode on the lower surface side) of the semiconductor element 6 a (first semiconductor element) constituting the upper arm.
  • The M terminal 82 is electrically connected to the emitter electrode (the main electrode on the upper surface side) of the semiconductor element 6 a and the collector electrode (the main electrode on the lower surface side) of the semiconductor element 6 b (second semiconductor element) constituting the lower arm. The N terminal 81 is electrically connected to the emitter electrode (the main electrode on the upper surface side) of the semiconductor element 6 b. The P terminal 80 may be referred to as a positive terminal (input terminal). The N terminal 81 may be referred to as a negative terminal (input terminal). The M terminal 82 may be referred to as an intermediate terminal (output terminal). Each of these terminals constitutes a metal wiring board through which the main current flows. One end of each of the P terminal 80, the N terminal 81, and the M terminal 82 constitutes a main terminal connectable to an external conductor. As described above, one end of each of the P terminal 80, the N terminal 81, and the M terminal 82 is electrically connected to a predetermined wiring board.
  • In addition, end portions of the main terminals (the P terminal 80, the N terminal 81, and the M terminal 82) and predetermined circuit boards may be joined by laser joining or ultrasonic joining. In addition, the end portions of the main terminals and the predetermined circuit boards may each be joined via a joining material. In addition, a metal block having a predetermined thickness may be interposed between the end of each of the main terminals and each predetermined circuit board. Further, the end of each of the main terminals and each predetermined circuit board may be electrically connected by a bonding wire. That is, the end of each of the main terminals and each predetermined circuit board may be electrically connected, or another configuration may be interposed between the end of each of the main terminal and each predetermined circuit board.
  • For example, each of these main terminals is made of a metal material, such as a copper material, a copper-alloy-based material, an aluminum-alloy-based material, or an iron-alloy-based material. In addition, a plating film may be formed on a surface of each of these main terminals. The plating film may be made of, for example, nickel, a nickel alloy, tin, a tin alloy, or the like. Note that shapes, arrangement positions, the number, and the like of these terminals can be appropriately changed without being limited thereto.
  • A pair of column portions 36 protruding vertically in the Z direction is formed on the upper surface of a side wall on the positive side in the Y direction. The column portion 36 has an elongated shape elongated in the X direction in a planar view along the opening portion 3 a. The two column portions 36 are arranged per phase and are arranged in the X direction. In addition, a step portion 31 a which is one step lower than the upper surface of the side wall 31 along the opening portion 3 a is formed on an inner side (the negative side in the Y direction) of the column portion 36.
  • A plurality of control terminals 83 are embedded in the column portion 36. Five control terminals 83 are embedded in one column portion 36. One end of the control terminal 83 protrudes from an upper surface of the column portion 36 and extends upward in the Z direction. The other end of the control terminal 83 is exposed on an upper surface of the step portion 31 a. Five control terminals 83 are arranged for one semiconductor element 6, and ten control terminals are arranged for one phase. These control terminals 83 are provided to correspond to the control electrodes 61. Note that the number of the arranged control terminals 83 can be appropriately changed without being limited thereto.
  • For example, the control terminal 83 is made of a metal material such as a copper material, a copper-alloy-based material, an aluminum-alloy-based material, or an iron-alloy-based material. The control terminal 83 is integrally molded (insert-molded) to be embedded in the case 3. In addition, a plating film may be formed on a surface of the control terminal 83. The plating film may be made of, for example, nickel, a nickel alloy, tin, a tin alloy, or the like. Note that shapes, arrangement positions, and the like of the control terminals 83 can be appropriately changed without being limited thereto.
  • In addition, a positioning pin 37 extending in the Z direction is provided on an upper surface of the side wall 30. The positioning pin 37 is provided adjacent to a negative side in the X direction of the column portion 36 on the upper surface of the side wall 30 on the negative side in the X direction. In addition, the positioning pin 37 is also provided adjacent to a positive side in the X direction of the column portion 36 on the upper surface of the side wall 30 on the positive side in the X direction.
  • In addition, the case 3 has a plurality of through-holes 38 along an outer peripheral edge thereof. The through-holes 38 penetrate the case to the cooler 10.
  • The corresponding control electrode 61 a (61 b) and the control terminal 83 are electrically connected by a wiring member W. As the wiring member W, a conductive wire (bonding wire) is used. As a material of the conductive wire, any one of gold, copper, aluminum, a gold alloy, a copper alloy, and an aluminum alloy or any combination thereof can be used. As the wiring member, a member other than the conductive wire can be used. For example, a ribbon can be used as the wiring member.
  • An internal space defined by the case 3 is filled with the sealing resin 4. The case 3 may be filled with the sealing resin 4 until the upper surface of the sealing resin reaches the upper end of the case 3. Consequently, various components (the three semiconductor units 2, the metal wiring board 7, the terminals, the wiring member W, and the like) disposed in the case 3 are sealed.
  • The sealing resin 4 may be made of, for example, a thermosetting resin. The sealing resin 4 preferably contains at least one of an epoxy resin, a silicone resin, a phenol resin, and a melamine resin. As the sealing resin 4, for example, an epoxy resin mixed with an inorganic filler is suitable from the viewpoint of insulation, heat resistance, and heat dissipation.
  • Meanwhile, in the semiconductor device 100, there is a demand for inductance reduction of the entire module from the viewpoint of switching responsiveness. In addition, it is assumed that main wiring functioning as a part of the main current path of the module is formed by the metal wiring board 7 such as a lead frame.
  • In this case, the shape of the metal wiring board 7 or 9 can affect a length of the main current path of the entire module. Moreover, the shape of the metal wiring board 7 or 9 can affect an arrangement posture of the metal wiring board 7 or 9 at the time of module assembly. More specifically, since a current tends to flow through the shortest path in the metal wiring board 7, the shape or arrangement of the metal wiring board 7 or 9 can affect the length of the main current path of the entire module.
  • More specifically, when the metal wiring boards 7 and 9 are joined, the metal wiring boards 7 and 9 are arranged on the laminate substrate 5 or the semiconductor elements 6 a and 6 b in advance. At that time, when the position of the center of gravity is shifted due to the shape of each of the metal wiring boards 7 and 9, the metal wiring boards 7 and 9 may be joined to, in an inclined state, the laminate substrate 5 or the semiconductor elements 6 a and 6 b. That is, it can be assumed that the self-standing stability of the metal wiring boards 7 and 9 as a single body significantly affects the postures thereof at the time of joining. The postures of the metal wiring boards 7 and 9 at the time of joining not only can affect the mechanical strength of a joining part but also can affect output characteristics at the time of operation.
  • As described above, the shapes of the metal wiring boards 7 and 9 are considered one important factor that affects not only the electrical characteristics but also the mechanical strength of the entire module.
  • Therefore, the present inventors have arrived at the present invention by focusing on the shapes of the metal wiring boards 7 and 9 and a layout of the main current path (main terminals and wiring pattern) of the entire module. Hereinafter, a specific configuration thereof will be described in detail.
  • First, a detailed structure of the metal wiring board according to the present embodiment will be described with reference to FIGS. 3 and 7 to 10 . FIG. 7 is a plan view of the metal wiring board (first metal wiring board) according to the present embodiment. FIG. 8 is a partially enlarged view focusing on the metal wiring board (first metal wiring board) in FIG. 4 . FIG. 9 is a plan view of another metal wiring board (second metal wiring board) according to the present embodiment. FIG. 10 is a partially enlarged view focusing on the metal wiring board (second metal wiring board) in FIG. 5 . In FIGS. 7 and 8 , the metal wiring board 7 (first metal wiring board) positioned on the upper arm side (right side in FIG. 3 ) will be described as an example. In
  • FIGS. 9 and 10 , the metal wiring board 7 (second metal wiring board) positioned on the lower arm side (left side in FIG. 3 ) will be described as an example.
  • As illustrated in FIGS. 3, 7, and 8 , the metal wiring board 7 includes the first joining portion 70, the second joining portion 71, and the coupling portion 72. The coupling portion 72 further has a first rising portion 72 a, a second rising portion 72 b, and a horizontal portion 72 c.
  • The first joining portion 70 is formed in a rectangular shape smaller than the main electrode 60 a of the semiconductor element 6 a in a planar view. For example, the first joining portion 70 has a rectangular shape with long sides in the Y direction and short sides in the X direction. The first joining portion 70 includes a plate-shaped part having an upper surface and a lower surface in an XY plane and having a thickness in the Z direction. The first joining portion 70 is joined to a widthwise center of one side of the main electrode 60 a in the X direction on the upper surface side. That is, the side of the first joining portion 70 in the X direction is formed to include the center line of the main electrode 60 a in the X direction on the upper surface side. More preferably, a center line Cx of the first joining portion 70 in the X direction is set within a range of 10% or smaller of a length of the main electrode 60 a in the X direction from the center line of the main electrode 60 a in the X direction on the upper surface side. Still more preferably, the center line of the main electrode 60 a in the X direction on the upper surface side coincides with the center line Cx of the first joining portion 70 in the X direction. In addition, the first joining portion 70 is joined to a widthwise center of one side of the main electrode 60 a in the Y direction on the upper surface side. That is, the side of the first joining portion 70 in the Y direction is formed to include a center line of the main electrode 60 a in the Y direction on the upper surface side. More preferably, a center line C1 of the first joining portion 70 in the Y direction is set within a range of 10% or smaller of a length of the main electrode 60 a in the Y direction from the center line of the main electrode 60 a in the Y direction on the upper surface side. Still more preferably, the center line of the main electrode 60 a in the Y direction on the upper surface side coincides with the center line C1 of the first joining portion 70 in the Y direction.
  • In addition, a plurality of (four in the present embodiment) bosses 70 a protruding downward are formed on the lower surface of the first joining portion 70. The bosses 70 a are arranged at respective positions corresponding to four corners of the first joining portion 70. In addition, recesses 70 b are formed at positions corresponding to the positions immediately above the bosses 70 a, in the upper surface of the first joining portion 70. The first joining portion 70 is disposed to face the upper surface electrode (main electrode 60 a) of the semiconductor element 6 in the Z direction and is joined thereto via the joining material S.
  • In addition, the upper surface of the first joining portion 70 may have a roughened surface having a surface roughness larger than that of other parts. The roughened surface can be formed by intentionally exposing the surface to, for example, a solvent, a laser, a die, or the like. According to this roughened surface, adhesion to a resin is improved as an anchor effect.
  • For example, as illustrated in FIG. 7 , the second joining portion 71 is formed in a rectangular shape with short sides in the X direction and long sides in the Y direction in a planar view. The second joining portion 71 includes a plate-shaped part having an upper surface and a lower surface in an XY plane and having a thickness in the Z direction.
  • In addition, a plurality of (two in the present embodiment) bosses 71 a protruding downward are formed on the lower surface of the second joining portion 71. The two bosses 71 a are arranged side by side in a longitudinal direction of the second joining portion 71. In addition, recesses 71 b formed at positions corresponding to positions immediately above the bosses 71 a are formed in the upper surface of the second joining portion 71. The second joining portion 71 is disposed to face the upper surface of the circuit board 53 in the Z direction and is joined thereto via the joining material S.
  • The first joining portion 70 and the second joining portion 71 are arranged to partially face each other in the X direction in a planar view. That is, one side (coupling side) of the first joining portion 70 and one side (coupling side) of the second joining portion 71 are arranged in parallel at a predetermined distance. Further, the one side of the first joining portion 70 and the one side of the second joining portion 71 are arranged to obliquely face each other in a planar view. For example, as illustrated in FIG. 7 , a long side of the first joining portion 70 and a long side of the second joining portion 71 are arranged in parallel at a predetermined distance and partially face each other. In other words, a center of the long side of the first joining portion 70 and a center of the long side of the second joining portion 71 are not aligned in the same line in the X direction.
  • The coupling portion 72 (first coupling portion) having two sides (a first coupling side in a second direction and a second coupling side in a fourth direction) that are respectively connected to the one side (coupling side in a first direction) of the first joining portion 70 and to the one side (coupling side in a third direction) of the second joining portion 71, so as to couple the first joining portion 70 and the second joining portion 71 described above together. For example, the first to fourth directions can be parallel to one another and correspond to the direction Y. The coupling portion 72 includes a plate-shaped part formed in a gate shape or an arch shape in a side view. Specifically, the coupling portion 72 includes a first rising portion 72 a rising upward from the one side of the first joining portion 70, a second rising portion 72 b rising upward from the one side of the second joining portion 71, and a horizontal portion 72 c having two sides (first and second rising sides) and being connected to an upper end (upper side) of the first rising portion 72 a at the first rising side thereof and to an upper end (upper side) of the second rising portion 72 b at the second rising side thereof so as to couple the first and second rising portions 72 a, 72 b together. The first rising portion 72 a constitutes one end part of the coupling portion 72, and the second rising portion 72 b constitutes the other end part of the coupling portion 72.
  • The first rising portion 72 a rises perpendicularly with respect to the first joining portion 70 from the one side (for example, the one side facing the second joining portion 71) of the first joining portion 70. The first rising portion 72 a includes a plate-shaped part having a main surface on a YZ plane parallel to the one side of the first joining portion 70, a side surface on a ZX plane, a width in the Y direction, and a thickness in the X direction (see FIGS. 7 and 8 ). The width of the first rising portion 72 a is smaller than a width of the connected first joining portion 70 (a length of the one side of the first joining portion 70). The thickness of the first rising portion 72 a may be substantially the same as a thickness of the first joining portion 70. For example, the thickness of the first rising portion 72 a may be 80% or larger and 120% or smaller of the thickness of the first joining portion 70.
  • In addition, the first rising portion 72 a is coupled to the widthwise center of the one side of the first joining portion 70. That is, the first rising portion 72 a is formed to include the widthwise center of the one side of the first joining portion 70. More preferably, a widthwise center line C2 of the first rising portion 72 a is set within a range of 10% or smaller of the width of the one side of the first joining portion 70 from the widthwise center line C1 of the one side of the first joining portion 70. More preferably, as illustrated in FIG. 7 , the widthwise center line C2 of the first rising portion 72 a coincides with the widthwise center line C1 of the one side of the first joining portion 70. In FIG. 7 , the center lines C1 and C2 are slightly shifted from each other in the Y direction for convenience of illustration. That is, in the present embodiment, it is not excluded that the center lines C1 and C2 completely coincide with each other.
  • The second rising portion 72 b rises perpendicularly with respect to the second joining portion 71 from the one side (for example, the one side facing the first joining portion 70) of the second joining portion 71. The second rising portion 72 b includes a plate-shaped part having a main surface on a YZ plane parallel to the one side of the second joining portion 71, a side surface on a ZX plane, a width in the Y direction, and a thickness in the X direction (see FIGS. 7 and 8 ). The width of the second rising portion 72 b is smaller than a width of the connected second joining portion 71 (a length of the one side of the second joining portion 71). The thickness of the second rising portion 72 b may be substantially the same as a thickness of the second joining portion 71. For example, the thickness of the second rising portion 72 b may be 80% or larger and 120% or smaller of the thickness of the second joining portion 71.
  • In addition, the second rising portion 72 b is coupled to the widthwise center of the one side of the second joining portion 71. That is, the second rising portion 72 b is formed to include the widthwise center of the one side of the second joining portion 71. More preferably, a widthwise center line C4 of the second rising portion 72 b is set within a range of 10% or smaller of the width of the one side of the second joining portion 71 from a widthwise center line C3 of the one side of the second joining portion 71. More preferably, as illustrated in FIG. 7 , the widthwise center line C4 of the second rising portion 72 b coincides with the widthwise center line C3 of the one side of the second joining portion 71. In FIG. 7 , the center lines C3 and C4 are slightly shifted from each other in the Y direction for convenience of illustration. That is, in the present embodiment, it is not excluded that the center lines C3 and C4 completely coincide with each other.
  • The first rising portion 72 a and the second rising portion 72 b are arranged to partially face each other thereof in the X direction in a planar view. That is, one surface of the first rising portion 72 a and one surface of the second rising portion 72 b are arranged in parallel at a predetermined distance. Further, the one surface of the first rising portion 72 a and the one surface of the second rising portion 72 b are arranged to obliquely face each other in a planar view. For example, as illustrated in FIG. 7 , the one surface of the first rising portion 72 a and the one surface of the second rising portion 72 b are arranged in parallel at the predetermined distance and partially face each other. In addition, the thickness of the first rising portion 72 a and the thickness of the second rising portion 72 b are preferably the same.
  • In addition, a height of the upper end of the first rising portion 72 a and a height of the upper end of the second rising portion 72 b are preferably the same. On the other hand, a lower end of the first rising portion 72 a is positioned to be preferably higher than a lower end of the second rising portion 72 b. That is, the first joining portion 70 is provided at a position (position on the positive side in the Z direction) higher than the second joining portion 71. More specifically, the first joining portion 70 is preferably provided at a position higher than the second joining portion 71 by the thickness of the semiconductor element 6 a.
  • The horizontal portion 72 c includes a plate-shaped part having an upper surface and a lower surface in an XY plane and having a thickness in the Z direction. In addition, the horizontal portion 72 c has a crank shape bent twice at a substantially right angle in a planar view. A width of the horizontal portion 72 c is preferably the same as that of the first rising portion 72 a or the second rising portion 72 b.
  • More specifically, as illustrated in FIG. 7 , the horizontal portion 72 c includes a first extending portion 72 d, a second extending portion 72 e, and a third extending portion 72 f. The first extending portion 72 d has a rectangular shape extending in the X direction with a predetermined width from the one side of the first joining portion 70 facing the second joining portion 71. The first extending portion 72 d is long in the Y direction. The second extending portion 72 e is continuous to one side of the first extending portion 72 d and has a rectangular shape extending in the Y direction with a predetermined width. The second extending portion 72 e is long in the Y direction. The third extending portion 72 f has a rectangular shape extending in the X direction with a predetermined width from the one side of the second joining portion 71 facing the first joining portion 70. The third extending portion 72 f is long in the Y direction. The third extending portion 72 f is continuous to one side of the second extending portion 72 e. In addition, in the horizontal portion 72 c (second extending portion 72 e), the first extending portions 72 d (fillets) are formed at edge parts (two diagonally facing corner portions), respectively, in a planar view.
  • The thickness of the metal wiring board 7 configured as described above is a uniform thickness from the first joining portion 70 to the second joining portion 71, but is not limited thereto. For example, the thickness of the metal wiring board 7 is not necessarily uniform from the first joining portion 70 to the second joining portion 71 and may be partially thin.
  • In the present embodiment, one end of the coupling portion 72 is coupled to the widthwise center of the one side of the first joining portion 70, and the other end of the coupling portion 72 is coupled to the widthwise center of the one side of the second joining portion 71. Consequently, the position of the center of gravity of the metal wiring board 7 alone is positioned near the center of the coupling portion 72 (horizontal portion 72 c). Hence, the self-standing stability of the metal wiring board 7 alone can be improved, and it is possible to prevent inclination and the like of the joining portion by suppressing a posture change at the time of joining as much as possible.
  • The coupling is also performed on a widthwise center of the upper surface electrode (main electrode 60 a) of the semiconductor element 6 a. Therefore, a current bias in the width direction (Y direction) in the upper surface electrode (main electrode 60 a) can be suppressed, and partial overheating of the semiconductor element 6 a can be suppressed.
  • Further, as illustrated in FIG. 7 , even in a case where the horizontal portion 72 c which is a part of the coupling portion 72 is formed in the crank shape in a planar view, the position of the center of gravity can be brought close to a central part of the horizontal portion 72 c in a planar view. As a result, shape variations of the metal wiring board 7 can be sufficiently ensured.
  • In addition, as described above, the recesses 70 b are formed by recessing the first joining portion 70 of the metal wiring board 7 from the upper surface side, and the bosses 70 a are formed to protrude from the lower surface side. The bosses 70 a are arranged at positions close to four corners of the rectangular first joining portion 70 in a planar view. By forming the plurality of bosses 70 a as described above, the first joining portion 70 is not inclined with respect to the upper surface of the semiconductor element 6 a in a joining step of the metal wiring board 7. Thus, the posture of the metal wiring board 7 (the first joining portion 70) can be stabilized.
  • In addition, by providing the bosses 70 a on the lower surface of the metal wiring board 7, a gap can be secured by at least a height of the boss 70 a between the first joining portion 70 and the semiconductor element 6 a. By filling the gap with the joining material S, a thickness of the joining material S can be secured. Consequently, sufficient joining strength can also be ensured.
  • In addition, the recesses 70 b are formed at positions corresponding to positions immediately above the bosses 70 a, in the upper surface of the first joining portion 70. As a result, a surface area of the upper surface of the first joining portion 70 increases, and the adhesion (anchor effect) between the upper surface of the first joining portion 70 and the sealing resin 4 can be improved. Hence, the progress of the peeling of the upper surface of the metal wiring board 7 due to thermal stress can be suppressed at a position above the semiconductor element 6 a.
  • In addition, the bosses 71 a protruding downward are also formed on a back surface side of the second joining portion 71. Consequently, a gap can be secured by at least a height of the boss 71 a between the second joining portion 71 and the facing circuit board 53. By filling the gap with the joining material S, a thickness of the joining material S can be secured.
  • Hereinafter, the metal wiring board 9 on the lower arm side will be described below. The metal wiring board 9 on the lower arm side basically has a configuration common to that of the metal wiring board 7 on the upper arm side and differs from the metal wiring board 7 in that orientations of some configurations are different.
  • As illustrated in FIGS. 3, 9, and 10 , the metal wiring board 9 includes the third joining portion 90, the fourth joining portion 91, and the coupling portion 92. The coupling portion 92 further has a third rising portion 92 a, a fourth rising portion 92 b, and a horizontal portion 92 c.
  • The third joining portion 90 is formed in a rectangular shape smaller than the main electrode 60 b of the semiconductor element 6 b in a planar view. For example, the third joining portion 90 has a rectangular shape with long sides in the Y direction and short sides in the X direction.
  • The third joining portion 90 includes a plate-shaped part having an upper surface and a lower surface in an XY plane and having a thickness in the Z direction. The third joining portion 90 is joined to a widthwise center of one side of the main electrode 60 b in the Y direction on the upper surface side. That is, the side of the third joining portion 90 in the Y direction is formed to include a center line of the main electrode 60 b in the X direction on the upper surface side. More preferably, a center line Cy of the third joining portion 90 in the Y direction is set within a range of 10% or smaller of a length of the main electrode 60 b in the Y direction from the center line of the main electrode 60 b in the Y direction on the upper surface side. Still more preferably, the center line of the main electrode 60 b in the X direction on the upper surface side coincides with the center line Cy of the third joining portion 90 in the Y direction. In addition, the third joining portion 90 is joined to a widthwise center of one side of the main electrode 60 b in the X direction on the upper surface side. That is, the side of the third joining portion 90 in the X direction is formed to include the center line of the main electrode 60 b in the X direction on the upper surface side. More preferably, a center line C1 of the third joining portion 90 in the X direction is set within a range of 10% or smaller of a length of the main electrode 60 b in the X direction from the center line of the main electrode 60 b in the X direction on the upper surface side. Still more preferably, the center line of the main electrode 60 b in the X direction on the upper surface side coincides with the center line C1 of the third joining portion 90 in the X direction.
  • In addition, a plurality of (four in the present embodiment) bosses 90 a protruding downward are formed on the lower surface of the third joining portion 90. The bosses 90 a are arranged at respective positions corresponding to four corners of the third joining portion 90. In addition, recesses 90 b are formed at positions corresponding to the positions immediately above the bosses 90 a, in the upper surface of the third joining portion 90. The third joining portion 90 is disposed to face the upper surface electrode (main electrode 60 b) of the semiconductor element 6 in the Z direction and is joined thereto via the joining material S.
  • In addition, the upper surface of the third joining portion 90 may have a roughened surface having a surface roughness larger than that of other parts. The roughened surface can be formed by intentionally exposing the surface to, for example, a solvent, a laser, a die, or the like.
  • According to this roughened surface, adhesion to a resin is improved as an anchor effect.
  • For example, as illustrated in FIG. 9 , the fourth joining portion 91 is formed in a rectangular shape with short sides in the Y direction and long sides in the X direction in a planar view. The fourth joining portion 91 includes a plate-shaped part having an upper surface and a lower surface in an XY plane and having a thickness in the Z direction.
  • In addition, a plurality of (two in the present embodiment) bosses 91 a protruding downward are formed on the lower surface of the fourth joining portion 91. The two bosses 91 a are arranged side by side in a longitudinal direction of the fourth joining portion 91. In addition, recesses 91 b are formed at positions corresponding to positions immediately above the bosses 91 a, in the upper surface of the fourth joining portion 91. The fourth joining portion 91 is disposed to face the upper surface of the circuit board 54 in the Z direction and is joined thereto via the joining material S.
  • The third joining portion 90 and the fourth joining portion 91 are arranged to partially face each other in the Y direction in a planar view. That is, one side of the third joining portion 90 and one side of the fourth joining portion 91 are arranged in parallel at a predetermined distance.
  • Further, the one side of the third joining portion 90 and the one side of the fourth joining portion 91 are arranged to obliquely face each other in a planar view. For example, as illustrated in FIG. 9 , a long side of the third joining portion 90 and a long side of the fourth joining portion 91 are arranged in parallel at a predetermined distance and partially face each other.
  • The coupling portion 92 (second coupling portion) couples the third joining portion 90 and the fourth joining portion 91 described above together. The coupling portion 92 includes a plate-shaped part formed in a gate shape or an arch shape in a side view. Specifically, the coupling portion 92 includes a third rising portion 92 a rising upward from the one side of the third joining portion 90, a fourth rising portion 92 b rising upward from the one side of the fourth joining portion 91, and a horizontal portion 92 c coupling an upper end of the third rising portion 92 a and an upper end of the fourth rising portion 92 b together. The third rising portion 92 a constitutes one end part of the coupling portion 92, and the fourth rising portion 92 b constitutes the other end part of the coupling portion 92.
  • The third rising portion 92 a rises perpendicularly with respect to the third joining portion 90 from the one side (for example, the one side facing the fourth joining portion 91) of the third joining portion 90. The third rising portion 92 a includes a plate-shaped part having a main surface on a ZX plane parallel to the one side of the third joining portion 90, a side surface on a YZ plane, a width in the X direction, and a thickness in the Y direction (see FIGS. 9 and 10 ). The width of the third rising portion 92 a is smaller than a width of the connected third joining portion 90 (a length of the one side of the third joining portion 90). The thickness of the third rising portion 92 a may be substantially the same as a thickness of the third joining portion 90. For example, the thickness of the third rising portion 92 a may be 80% or larger and 120% or smaller of the thickness of the third joining portion 90.
  • In addition, the third rising portion 92 a is coupled to a widthwise center of the one side of the third joining portion 90. That is, the third rising portion 92 a is formed to include the widthwise center of the one side of the third joining portion 90. More preferably, a widthwise center line C2 of the third rising portion 92 a is set within a range of 10% or smaller of the width of the one side of the third joining portion 90 from the widthwise center line C1 of the one side of the third joining portion 90. More preferably, as illustrated in FIG. 9 , the widthwise center line C2 of the third rising portion 92 a coincides with the widthwise center line C1 of the one side of the third joining portion 90. In FIG. 9 , the center lines C1 and C2 are slightly shifted from each other in the Y direction for convenience of illustration. That is, in the present embodiment, it is not excluded that the center lines C1 and C2 completely coincide with each other.
  • The fourth rising portion 92 b rises perpendicularly with respect to the fourth joining portion 91 from the one side (for example, the one side facing the third joining portion 90) of the fourth joining portion 91. The fourth rising portion 92 b includes a plate-shaped part having a main surface on a ZX plane parallel to the one side of the fourth joining portion 91, a side surface on a YZ plane, a width in the X direction, and a thickness in the Y direction (see FIGS. 9 and 10 ). The width of the fourth rising portion 92 b is smaller than a width of the connected fourth joining portion 91 (a length of the one side of the fourth joining portion 91). The thickness of the fourth rising portion 92 b may be substantially the same as a thickness of the fourth joining portion 91. For example, the thickness of the fourth rising portion 92 b may be 80% or larger and 120% or smaller of the thickness of the fourth joining portion 91.
  • In addition, the fourth rising portion 92 b is coupled to the widthwise center of the one side of the fourth joining portion 91. That is, the fourth rising portion 92 b is formed to include the widthwise center of the one side of the fourth joining portion 91. More preferably, a widthwise center line C4 of the fourth rising portion 92 b is set within a range of 10% or smaller of the width of the one side of the fourth joining portion 91 from a widthwise center line C3 of the one side of the fourth joining portion 91. More preferably, as illustrated in FIG. 9 , the widthwise center line C4 of the fourth rising portion 92 b coincides with the widthwise center line C3 of the one side of the fourth joining portion 91. In FIG. 9 , the center lines C3 and C4 are slightly shifted from each other in the Y direction for convenience of illustration. That is, in the present embodiment, it is not excluded that the center lines C3 and C4 completely coincide with each other.
  • The third rising portion 92 a and the fourth rising portion 92 b are arranged to partially face each other in the Y direction in a planar view. That is, one surface of the third rising portion 92 a and one surface of the fourth rising portion 92 b are arranged in parallel at a predetermined distance. Further, the one surface of the third rising portion 92 a and the one surface of the fourth rising portion 92 b are arranged to obliquely face each other in a planar view. For example, as illustrated in FIG. 9 , the one surface of the third rising portion 92 a and the one surface of the fourth rising portion 92 b are arranged in parallel at the predetermined distance and partially face each other. In addition, the thickness of the third rising portion 92 a and the thickness of the fourth rising portion 92 b are preferably the same.
  • In addition, a height of the upper end of the third rising portion 92 a and a height of the upper end of the fourth rising portion 92 b are preferably the same. On the other hand, a lower end of the third rising portion 92 a is positioned to be preferably higher than a lower end of the fourth rising portion 92 b. That is, the third joining portion 90 is provided at a position (position on the positive side in the Z direction) higher than the fourth joining portion 91. More specifically, the third joining portion 90 is preferably provided at a position higher than the fourth joining portion 91 by the thickness of the semiconductor element 6 b.
  • The horizontal portion 92 c includes a plate-shaped part having an upper surface and a lower surface in an XY plane and having a thickness in the Z direction. In addition, the horizontal portion 92 c has a crank shape bent twice at a substantially right angle in a planar view. A width of the horizontal portion 92 c is preferably the same as that of the third rising portion 92 a or the fourth rising portion 92 b.
  • More specifically, as illustrated in FIG. 9 , the horizontal portion 92 c includes a first extending portion 92 d, a second extending portion 92 e, and a third extending portion 92 f. The first extending portion 92 d has a rectangular shape extending in the Y direction with a predetermined width from the one side of the third joining portion 90 facing the fourth joining portion 91. The first extending portion 92 d is long in the X direction. The second extending portion 92 e is continuous to one side of the first extending portion 92 d and has a rectangular shape extending in the X direction with a predetermined width. The second extending portion 92 e is long in the X direction. The third extending portion 92 f has a rectangular shape extending in the Y direction with a predetermined width from the one side of the fourth joining portion 91 facing the third joining portion 90. The third extending portion 92 f is long in the X direction. The third extending portion 92 f is continuous to one side of the second extending portion 92 e. In addition, in the horizontal portion 92 c (second extending portion 92 e), the first extending portions 92 d (fillets) are formed at edge parts (two diagonally facing corner portions), respectively, in a planar view.
  • The thickness of the metal wiring board 9 configured as described above is a uniform thickness from the third joining portion 90 to the fourth joining portion 91, but is not limited thereto. For example, the thickness of the metal wiring board 9 is not necessarily uniform from the third joining portion 90 to the fourth joining portion 91 and may be partially thin.
  • In the present embodiment, one end of the coupling portion 92 is coupled to the widthwise center of the one side of the third joining portion 90, and the other end of the coupling portion 92 is coupled to the widthwise center of the one side of the fourth joining portion 91. Consequently, the position of the center of gravity of the metal wiring board 9 alone is positioned near the center of the coupling portion 92 (horizontal portion 92 c). Hence, the self-standing stability of the metal wiring board 9 alone can be improved, and it is possible to prevent inclination and the like of the joining portion by suppressing a posture change at the time of joining as much as possible.
  • The coupling is also performed on a widthwise center of the upper surface electrode (main electrode 60 b) of the semiconductor element 6 b. Therefore, a current bias in the width direction (Y direction) in the upper surface electrode (main electrode 60 b) can be suppressed, and partial overheating of the semiconductor element 6 b can be suppressed.
  • Further, as illustrated in FIG. 9 , even in a case where the horizontal portion 92 c which is a part of the coupling portion 92 is formed in the crank shape in a planar view, the position of the center of gravity can be brought close to a central part of the horizontal portion 92 c in a planar view. As a result, shape variations of the metal wiring board 9 can be sufficiently ensured.
  • In addition, as described above, the recesses 90 b are formed by recessing the third joining portion 90 of the metal wiring board 9 from the upper surface side, and the bosses 90 a are formed to protrude from the lower surface side. The bosses 90 a are arranged at positions close to four corners of the rectangular third joining portion 90 in a planar view. By forming the plurality of bosses 90 a as described above, the third joining portion 90 is not inclined with respect to the upper surface of the semiconductor element 6 b in a joining step of the metal wiring board 9. Thus, the posture of the metal wiring board 9 (the third joining portion 90) can be stabilized.
  • In addition, by providing the bosses 90 a on the lower surface of the metal wiring board 9, a gap can be secured by at least a height of the boss 90 a between the third joining portion 90 and the semiconductor element 6 b. By filling the gap with the joining material S, a thickness of the joining material S can be secured. Consequently, sufficient joining strength can also be ensured.
  • In addition, the recesses 90 b are formed at positions corresponding to positions immediately above the bosses 90 a, in the upper surface of the third joining portion 90. As a result, a surface area of the upper surface of the third joining portion 90 increases, and the adhesion (anchor effect) between the upper surface of the third joining portion 90 and the sealing resin 4 can be improved. Hence, the progress of the peeling of the upper surface of the metal wiring board 9 due to thermal stress can be suppressed at a position above the semiconductor element 6 b.
  • In addition, the bosses 91 a protruding downward are also formed on a back surface side of the fourth joining portion 91. Consequently, a gap can be secured by at least a height of the boss 91 a between the fourth joining portion 91 and the facing circuit board 54. By filling the gap with the joining material S, a thickness of the joining material S can be secured.
  • According to the metal wiring boards 7 and 9, it is possible to stabilize the position of the center of gravity when the metal wiring boards 7 and 9 are arranged. As illustrated in FIGS. 7 and 9 , widths of predetermined portions constituting the metal wiring boards 7, 9 are denoted by D1, D2, and D3, respectively.
  • Here, by increasing D2 while maintaining a relationship of D1>D2 and D3>D2, areas of the coupling portions 72 and 92 are increased, and the stability of the center of gravity is improved. In addition, by increasing D3 within a range that does not affect structural dimensions and manufacturing dimensions of other components, a contact surface with a circuit board can be increased, and the stability is further improved. In addition, by increasing D3, in addition to stabilizing the center of gravity, the coupling portions 72 and 92 can efficiently dissipate heat downward from the laminate substrate 5.
  • In addition, by increasing D2, output characteristics can be further improved. In a case where the same current flows, cross-sectional areas of the coupling portions 72 and 92 can be increased in a case where D2 is increased, and heat generation can be reduced, that is, an allowable current can be increased. In addition, by increasing D2 while the lengths of metal wiring boards 7 and 9 are maintained, a cross-sectional area of the current path can be increased, and the inductance can be reduced. That is, D2 can be increased within a range in which a reliability tolerance is not affected.
  • Further, in addition to the above-described effects, the following effects can also be expected. FIG. 11 is a plan view focusing on the periphery of the metal wiring board in FIG. 3 .
  • In the semiconductor module 1, in order to improve the adhesion between the semiconductor units 2 and the case 3 and the sealing resin 4, a coating layer is applied to an internal member to improve adhesion with the resin. The coating layer may include at least one of polyimide or polyamide. The coating layer is applied by, for example, a spray method.
  • In the present embodiment, by forming the coupling portions 72 and 92 of the metal wiring boards 7 and 9 in the crank shape, an area of the coupling portion (horizontal portion) can be reduced. Consequently, this makes it possible to appropriately apply the coating layer to a component (the laminate substrate 5 or the semiconductor element 6 a or 6 b) positioned immediately below the metal wiring boards 7 and 9. Specifically, the coating layer can also be appropriately applied to a region R in FIG. 11 . The region R is a rectangular region positioned in the vicinity of a corner (fillet) of the crank shape of the horizontal portion. Since the vicinity of the fillet is a position where resin peeling is likely to occur, the coating layer is also applied to the region R, so that the coating layer is easily applied to the surfaces of the laminate substrate 5 or the semiconductor elements 6 a and 6 b around the metal wiring boards 7 and 9. Consequently, adhesion between the sealing resin 4 and peripheral members thereof is improved, and insulation and reliability resistance can be improved.
  • Next, a layout around the metal wiring boards 7 and 9 will be described. As illustrated in FIGS. 3 and 7 to 10 , the circuit boards 52 and 53 are arranged side by side in the X direction. In addition, the circuit boards 53 and 54 are arranged side by side in the Y direction intersecting the X direction.
  • In addition, the P terminal 80 and the N terminal 81 are arranged side by side in the X direction. The M terminal 82 is disposed to face the N terminal 81 across the circuit boards 53 and 54. More specifically, the M terminal 82 is disposed to face the N terminal 81 across the second joining portion 71 on the upper arm side.
  • As described above, the first joining portion 70 and the second joining portion 71 on the upper arm side are arranged such that the one side of the first joining portion 70 and the one side of the second joining portion 71 face each other in a planar view. In addition, the coupling portion 72 on the upper arm side couples the one side of the first joining portion 70 and the one side of the second joining portion 71 facing each other.
  • As described above, by coupling the facing sides by the coupling portion 72, the main current path between the semiconductor element 6 on the upper arm side and the circuit board 53 can be further shortened as illustrated in FIGS. 3 and 7 .
  • Similarly, the first joining portion 70 and the second joining portion 71 on the lower arm side are arranged such that the sides thereof on one side face each other in a planar view. In addition, the coupling portion 72 on the lower arm side couples the one side of the first joining portion 70 and the one side of the second joining portion 71 facing each other.
  • As described above, also on the lower arm side, the main current path between the semiconductor element 6 and the circuit board 54 can be further shortened by coupling the facing sides by the coupling portion 72. Consequently, the inductance of the entire module can be reduced.
  • Further, the horizontal portion 72 c has the crank shape in a planar view for both the upper and lower arms, and thereby it is possible to adjust the main current path in a state where the position of the center of gravity is maintained at a stable position according to the shape and layout of the peripheral main terminals (the P terminal 80, the N terminal 81, and the M terminal 82) and the circuit boards 52 to 54. As a result, it is possible to increase product variations according to the layout. For example, it is preferable that the semiconductor element 6 a and the metal wiring board 7 on the upper arm side be arranged close to the P terminal 80 side (negative side in the Y direction) and the fourth joining portion 91 of the metal wiring board 9 on the lower arm side be disposed close to the N terminal 81.
  • As described above, according to the present embodiment, the center of gravity of the metal wiring board 7 can be stabilized, stress concentration on an interface with respect to the metal wiring board after sealing can be prevented, and the main current path can be prevented from being close to one side. In addition, an inductance reduction effect can be obtained by shortening the main current path. Further, it is easy to adjust the layout of various components in the module, and it is easy to change a chip size and change the design of the components according to product variations.
  • In the above-described embodiment, the case where the metal wiring board (coupling portion) has the crank shape in a planar view has been described; however, the present invention is not limited to this configuration. For example, configurations illustrated in FIG. 12 can also be employed. FIG. 12 is a plan view of a metal wiring board according to a modification example. In FIG. 12 , a metal wiring board 7 will be described as an example, but the same shape can also be applied to a metal wiring board 9. As illustrated in FIG. 12 , in the metal wiring board 7 according to the modification example, a coupling portion 72 (horizontal portion 72 c) is formed of an elongated body extending obliquely in a planar view. According to this configuration, since the wiring path can be further shortened by linearly forming the horizontal portion 72 c, it is possible to obtain an effect of further reducing the inductance.
  • A vehicle to which the present invention is applied will be described with reference to FIG. 13 . FIG. 13 is a schematic plan view illustrating an example of the vehicle to which the semiconductor device according to the present invention is applied. A vehicle 101 illustrated in FIG. 13 includes, for example, a four-wheeled vehicle including four wheels 102. The vehicle 101 may be, for example, an electric vehicle that drives wheels by a motor or the like, or a hybrid vehicle using power of an internal combustion engine in addition to the motor.
  • The vehicle 101 includes a drive unit 103 which applies power to the wheels 102 and a control device 104 which controls the drive unit 103. The drive unit 103 may include, for example, at least one of an engine, the motor, and a hybrid of the engine and the motor.
  • The control device 104 performs control (for example, power control) of the drive unit 103 described above. The control device 104 includes the semiconductor device 100 described above. The semiconductor device 100 may be configured to perform power control on the drive unit 103.
  • In the above-described embodiment, the number and the arrangement positions of the semiconductor elements 6 a and 6 b are not limited to the above-described configuration and can be appropriately changed.
  • In addition, in the above-described embodiment, the number and the layout of the wiring boards are not limited to the above-described configuration and can be appropriately change.
  • In the above-described embodiment, the laminate substrate 5 and the semiconductor elements 6 a and 6 b are each configured to have a rectangular shape or a square shape in a planar view, but the present invention is not limited to this configuration. These components may each have a polygonal shape other than the above-described shape.
  • The present embodiment and the modification examples have been described, and the above-described embodiment and modification examples may be wholly or partially combined as another embodiment.
  • In addition, the present embodiment is not limited to the above-described embodiment and modification examples, and various changes, substitutions, and modifications may be made without departing from the spirit of the technical idea.
  • Further, when the technical idea can be realized in another manner by the progress of the technology or another derived technology, the technical idea may be carried out by using a method thereof. Hence, the claims cover all embodiments that may be included within the scope of the technical idea.
  • Feature points in the embodiment described above will be summarized below.
  • A semiconductor module according to the embodiment includes: a first circuit board to which one end of a P terminal is electrically connected; a second circuit board to which one end of an M terminal is electrically connected; a third circuit board to which one end of an N terminal is electrically connected; a first semiconductor element disposed on an upper surface of the first circuit board; a second semiconductor element disposed on an upper surface of the second circuit board; a first metal wiring board configured to connect the first semiconductor element and the second circuit board; and a second metal wiring board configured to connect the second semiconductor element and the third circuit board. The first metal wiring board includes a first joining portion having a rectangular shape in a planar view and joined to an upper surface of a main electrode on an upper surface side of the first semiconductor element, a second joining portion having a rectangular shape in a planar view and joined to an upper surface of the second circuit board, and a first coupling portion configured to couple the first joining portion and the second joining portion. The first joining portion and the second joining portion are arranged such that one side of the first joining portion and one side of the second joining portion face each other in a planar view. The first coupling portion couples the one side of the first joining portion and the one side of the second joining portion facing each other. The second metal wiring board includes a third joining portion having a rectangular shape in a planar view and joined to an upper surface of a main electrode on an upper surface side of the second semiconductor element, a fourth joining portion having a rectangular shape in a planar view and joined to an upper surface of the third circuit board, and a second coupling portion configured to couple the third joining portion and the fourth joining portion. The third joining portion and the fourth joining portion are arranged such that one side of the third joining portion and one side of the fourth joining portion face each other in a planar view. The second coupling portion couples the one side of the third joining portion and the one side of the fourth joining portion facing each other.
  • In addition, in the semiconductor module according to the above-described embodiment, the first circuit board and the second circuit board are arranged side by side in a predetermined direction, and the second circuit board and the third circuit board are arranged side by side in a direction intersecting the predetermined direction.
  • In addition, in the semiconductor module according to the above-described embodiment, the first coupling portion extends in the predetermined direction, and the second coupling portion extends in a direction intersecting the predetermined direction.
  • In addition, in the semiconductor module according to the above-described embodiment, each of the first semiconductor element and the second semiconductor element has a main electrode formed on each upper surface on one side in the direction intersecting the predetermined direction and a control electrode formed on the upper surface on the other side.
  • In addition, in the semiconductor module according to the above-described embodiment, in a planar view, the second metal wiring board extends from the upper surface of the second semiconductor element to one side in the direction intersecting the predetermined direction, and a control wiring extends to the other side in the direction intersecting the predetermined direction.
  • In addition, in the semiconductor module according to the above-described embodiment, a direction in which the one side of the first joining portion and the one side of the second joining portion face each other intersects a direction in which the one side of the third joining portion and the one side of the fourth joining portion face each other.
  • In addition, in the semiconductor module according to the above-described embodiment, the P terminal and the N terminal are arranged side by side in a predetermined direction, the M terminal is disposed to face the N terminal across the second joining portion, and a direction in which the M terminal faces the N terminal is a direction intersecting the predetermined direction.
  • In addition, in the semiconductor module according to the above-described embodiment, a control terminal is disposed on the M terminal side.
  • In addition, in the semiconductor module according to the above-described embodiment, one end of the first coupling portion is coupled to a widthwise center of one side of the first joining portion.
  • In addition, in the semiconductor module according to the above-described embodiment, the one side of the first joining portion and the one side of the second joining portion are arranged to obliquely face each other in a planar view, and the second coupling portion includes a plate-shaped part having a crank shape in a planar view.
  • In addition, in the semiconductor module according to the above-described embodiment, the crank shape of the first coupling portion is bent away (toward a negative side in a Y direction) from a joining portion between the M terminal and the second circuit board. According to this configuration, the joining portion on the M terminal side and the second joining portion can be arranged away from each other by a predetermined distance on the second circuit board (circuit board 53), and a thermal interference between the joining portions is reduced, so that the reliability of each joining portion can be enhanced.
  • In addition, in the semiconductor module according to the above-described embodiment, the first coupling portion includes a first rising portion rising upward from the one side of the first joining portion, a second rising portion rising upward from the one side of the second joining portion, and a horizontal portion configured to couple an upper end of the first rising portion and an upper end of the second rising portion and have a crank shape in a planar view.
  • In addition, in the semiconductor module according to the above-described embodiment, the horizontal portion has a fillet formed at an edge part of the horizontal portion in a planar view.
  • In addition, in the semiconductor module according to the above-described embodiment, the other end of the first coupling portion is coupled to a widthwise center of one side of the second joining portion.
  • In addition, in the semiconductor module according to the above-described embodiment, one end of the second coupling portion is coupled to a widthwise center of one side of the third joining portion.
  • In addition, in the semiconductor module according to the above-described embodiment, the one side of the third joining portion and the one side of the fourth joining portion are arranged to obliquely face each other in a planar view, and the second coupling portion includes a plate-shaped part having a crank shape in a planar view.
  • In addition, in the semiconductor module according to the above-described embodiment, the crank shape of the second coupling portion is bent away (toward a negative side in an X direction) from a joining portion between the N terminal and the third circuit board. According to this configuration, the joining portion on the N terminal side and the fourth joining portion can be arranged away from each other by a predetermined distance on the third circuit board (circuit board 54), and a thermal interference between the joining portions is reduced, so that the reliability of each joining portion can be enhanced.
  • In addition, the metal wiring board according to the above-described embodiment includes a first joining portion having a rectangular shape in a planar view and joined to an upper surface of a main electrode of the semiconductor element, a second joining portion having a rectangular shape in a planar view and joined to an upper surface of a predetermined circuit board, and a coupling portion configured to couple the first joining portion and the second joining portion. One side of the first joining portion and one side of the second joining portion are arranged to face each other. One end of the coupling portion is coupled to a widthwise center of the one side of the first joining portion.
  • In addition, in the metal wiring board according to the above-described embodiment, a widthwise center line of the one end of the coupling portion is set within a range of 10% or smaller of the width of the one side of the first joining portion from a widthwise center line of the one side of the first joining portion.
  • In addition, in the metal wiring board according to the above-described embodiment, the widthwise center line of the one end of the coupling portion coincides with the widthwise center line of the one side of the first joining portion.
  • In addition, in the metal wiring board according to the above embodiment, one side of the first joining portion and one side of the second joining portion are arranged to obliquely face each other in a planar view, and the coupling portion includes a plate-shaped part having a crank shape in a planar view.
  • In addition, in the metal wiring board according to the above-described embodiment, the coupling portion includes a first rising portion rising upward from the one side of the first joining portion, a second rising portion rising upward from the one side of the second joining portion, and a horizontal portion configured to couple an upper end of the first rising portion and an upper end of the second rising portion and have a crank shape in a planar view.
  • In addition, in the metal wiring board according to the above-described embodiment, the horizontal portion includes: a first extending portion extending from the one side of the first joining portion in a direction perpendicular to the one side, with a predetermined width, a second extending portion which is continuous to one side of the first extending portion and extends in a direction perpendicular to the first extending portion with a predetermined width, and a third extending portion which extends from one side of the second joining portion in a direction perpendicular to the one side, with a predetermined width, and is continuous to one side of the second extending portion.
  • In addition, in the metal wiring board according to the above-described embodiment, the horizontal portion has a fillet formed at an edge part of the horizontal portion in a planar view.
  • In addition, in the semiconductor module according to the above-described embodiment, the other end of the coupling portion is coupled to a widthwise center of the one side of the second joining portion.
  • In addition, in the metal wiring board according to the above-described embodiment, a widthwise center line of the other end of the coupling portion is set within a range of 10% or smaller of the width of the one side of the second joining portion from a widthwise center line of the one side of the second joining portion.
  • In addition, in the metal wiring board according to the above-described embodiment, the widthwise center line of the other end of the coupling portion coincides with the widthwise center line of the one side of the second joining portion.
  • In addition, in the metal wiring board according to the above-described embodiment, each of the first joining portion and the second joining portion includes a plate-shaped part having an upper surface and a lower surface and has bosses formed on the lower surface of the plate-shaped part and protruding downward and recesses formed at positions corresponding to positions immediately above the boss on the upper surface of the plate-shaped part
  • In addition, in the metal wiring board according to the above embodiment, the bosses are provided on one side and the other side in the width direction of the one side of the first joining portion in a planar view, and the center line of the one end of the coupling portion is disposed between the bosses. According to this configuration, the bosses are positioned on an outer side of the joining portion, and the metal wiring board can be stably disposed.
  • In addition, in the metal wiring board according to the above embodiment, the bosses are provided on one side and the other side in the width direction of the one side of the first joining portion in a planar view, and the one end of the coupling portion is entirely disposed between the bosses. According to this configuration, the bosses are positioned on an outer side of the joining portion, and the metal wiring board can be stably disposed.
  • In addition, in the metal wiring board according to the above embodiment, the bosses are provided on one side and the other side in the width direction of the one side of the second joining portion in a planar view, and the center line of the one end of the coupling portion is disposed between the bosses. According to this configuration, the bosses are positioned on an outer side of the joining portion, and the metal wiring board can be stably disposed.
  • In addition, in the metal wiring board according to the above embodiment, the bosses are provided on one side and the other side in the width direction of the one side of the second joining portion in a planar view, and the one end of the coupling portion is entirely disposed between the bosses. According to this configuration, the bosses are positioned on an outer side of the joining portion, and the metal wiring board can be stably disposed.
  • As described above, the present invention has an effect of enabling the arrangement posture to be stabilized and is particularly useful for a metal wiring board applicable to a semiconductor module for electrical equipment.
  • The present application is based on Japanese Patent Application No. 2022-051041 filed on Mar. 28, 2022. All the contents are included herein.

Claims (15)

What is claimed is:
1. A metal wiring board for connecting a semiconductor element to a circuit board, comprising:
a first joining portion having a rectangular shape in a plan view of the metal wiring board and being configured to be joined to an upper surface of a main electrode of the semiconductor element,
a second joining portion having a rectangular shape in the plan view and being configured to be joined to an upper surface of the circuit board, and
a coupling portion having a first joining side and a second joining side, respectively connected to a coupling side of the first joining portion and a coupling side of the second joining portion so as to couple the first joining portion to the second joining portion such that the coupling side of the first joining portion and the coupling side of the second joining portion face each other, wherein
the first joining side of the coupling portion is coupled to the coupling side of the first joining portion approximately at a center thereof in a first direction parallel to the coupling side of the first joining portion.
2. The metal wiring board according to claim 1, wherein a center of the first joining side of the coupling portion in a second direction parallel to the first joining side of the coupling portion is set within a range of 10% or smaller of a length of the coupling side of the first joining portion in the first direction from the center of the coupling side of the first joining portion.
3. The metal wiring board according to claim 1, wherein a center of the first joining side of the coupling portion in a second direction parallel to the first joining side of the coupling portion is located at the center of the coupling side of the first joining portion.
4. The metal wiring board according to claim 1, wherein
the center of the coupling side of the first joining portion and a center of the coupling side of the second joining portion in the first direction are not aligned in a line perpendicular to the first direction, and
the coupling portion includes a plate-shaped part that has a plurality of bends to have a shape of a crank in the plan view.
5. The metal wiring board according to claim 1, wherein
the coupling portion includes
a first rising portion rising upward from the coupling side of the first joining portion,
a second rising portion rising upward from the coupling side of the second joining portion, and
a horizontal portion having a first rising side and a second rising side, respectively connected to an upper side of the first rising portion and an upper side of the second rising portion so as to couple the first rising portion to the second rising portion, the horizontal portion has a plurality of bends to have a shape of a crank in the plan view.
6. The metal wiring board according to claim 5, wherein
the horizontal portion includes
a first extending portion extending from the first rising side of the horizontal portion in a direction perpendicular to a direction in which the first rising portion rises,
a second extending portion extending continuously from the first extending portion in a direction perpendicular to a direction in which the first extending portion extends and
a third extending portion extending from the second rising side of the horizontal portion in a direction perpendicular to a direction in which the second rising portion rises and being connected to the second extending portion.
7. The metal wiring board according to claim 5, wherein the horizontal portion has a fillet to have in the plan view a rounded corner at each of of the bends.
8. The metal wiring board according to claim 1, wherein the second joining side of the coupling portion is coupled to approximately a center of the coupling side of the second joining portion in a third direction parallel to the coupling side of the second joining portion.
9. The metal wiring board according to claim 8, wherein a center of the second joining side of the coupling portion is set within a range of 10% or smaller of a length of the coupling side of the second joining portion in the third direction from a center of the coupling side of the second joining portion in the third width direction.
10. The metal wiring board according to claim 8, wherein a center of the second joining side of the coupling portion in a fourth direction parallel to the second joining side of the coupling portion is located at the center of the coupling side of the second joining portion.
11. The metal wiring board according to claim 8, wherein
each of the first joining portion and the second joining portion includes a plate-shaped portion having an upper surface and a lower surface,
a plurality of bosses formed on the lower surface of the plate-shaped portion and protruding downward, and
a plurality of recesses formed in the upper surface of the plate-shaped portion at positions respectively corresponding to respective positions directly above the plurality of bosses.
12. The metal wiring board according to claim 11, wherein two of the plurality of bosses are aligned parallel to the coupling side of the first joining portion such that a center of the first joining side of the coupling portion in a second direction parallel to the first joining side of the coupling portion is located between the two of the plurality of bosses.
13. The metal wiring board according to claim 11, wherein two of the plurality of bosses are aligned parallel to the coupling side of the first joining portion in the plan view, and the first joining side of the coupling portion is entirely disposed between the two of the plurality of bosses.
14. The metal wiring board according to claim 11, wherein two of the plurality of bosses are aligned parallel to the second coupling side of the second joining portion such that a center of the second joining side of the coupling portion in a fourth direction parallel to the second joining side of the coupling portion is disposed between the two of the plurality of bosses.
15. The metal wiring board according to claim 11, wherein two of the plurality of bosses are aligned parallel to the coupling side of the second joining portion, and the second joining side of the coupling portion is entirely disposed between the two of the plurality of bosses.
US18/590,567 2022-03-28 2024-02-28 Metal wiring board Pending US20240203928A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2022-051041 2022-03-28
JP2022051041 2022-03-28
PCT/JP2023/008466 WO2023189266A1 (en) 2022-03-28 2023-03-07 Metal wiring board

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2023/008466 Continuation WO2023189266A1 (en) 2022-03-28 2023-03-07 Metal wiring board

Publications (1)

Publication Number Publication Date
US20240203928A1 true US20240203928A1 (en) 2024-06-20

Family

ID=88201316

Family Applications (1)

Application Number Title Priority Date Filing Date
US18/590,567 Pending US20240203928A1 (en) 2022-03-28 2024-02-28 Metal wiring board

Country Status (3)

Country Link
US (1) US20240203928A1 (en)
JP (1) JPWO2023189266A1 (en)
WO (1) WO2023189266A1 (en)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3274126B2 (en) * 2000-05-26 2002-04-15 東芝コンポーネンツ株式会社 Connector type semiconductor device
CN113646887A (en) * 2019-10-15 2021-11-12 富士电机株式会社 Semiconductor module
JP7532813B2 (en) * 2020-03-06 2024-08-14 富士電機株式会社 Semiconductor Module
JP2021145082A (en) * 2020-03-13 2021-09-24 富士電機株式会社 Semiconductor module and wire bonding method

Also Published As

Publication number Publication date
JPWO2023189266A1 (en) 2023-10-05
WO2023189266A1 (en) 2023-10-05

Similar Documents

Publication Publication Date Title
JP7452597B2 (en) Semiconductor device and its manufacturing method
US12033922B2 (en) Semiconductor device and electronic device
US11101241B2 (en) Semiconductor device having terminals and semiconductor elements electrically connected to a respective side surface of the terminals
US20200251400A1 (en) Semiconductor chip package comprising substrate, semiconductor chip, and leadframe and a method for fabricating the same
US20240194566A1 (en) An electronic module including a semiconductor package disposed on an interposer layer
JP2004040900A (en) Semiconductor module and power converter
US20240203928A1 (en) Metal wiring board
US20240203929A1 (en) Semiconductor module
US20230223314A1 (en) Semiconductor apparatus and vehicle
US20230290741A1 (en) Semiconductor module, semiconductor device and vehicle
US20230335450A1 (en) Semiconductor device
US20230087499A1 (en) Semiconductor unit and semiconductor device
US11450623B2 (en) Semiconductor device
US20240178081A1 (en) Semiconductor module, semiconductor device, and method for manufacturing semiconductor device
US20240136320A1 (en) Semiconductor device
US20230335448A1 (en) Semiconductor apparatus
US20230402334A1 (en) Semiconductor device
US20230069967A1 (en) Semiconductor apparatus and semiconductor apparatus manufacturing method
US20240290695A1 (en) Semiconductor device and power conversion apparatus
US20240071898A1 (en) Semiconductor device and semiconductor device manufacturing method
US20240243093A1 (en) Semiconductor module and wiring member
WO2024080089A1 (en) Semiconductor device and method for manufacturing semiconductor device
US20240021496A1 (en) Semiconductor device
JP2024072092A (en) Semiconductor module and semiconductor device
JP2023118481A (en) Semiconductor device and vehicle

Legal Events

Date Code Title Description
AS Assignment

Owner name: FUJI ELECTRIC CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SATO, YUSHI;ENOMOTO, KAZUO;REEL/FRAME:066760/0298

Effective date: 20240209

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION