US20220416785A1 - Differential bootstrapped track-and-hold circuit with cross-coupled dummy sampling switches - Google Patents

Differential bootstrapped track-and-hold circuit with cross-coupled dummy sampling switches Download PDF

Info

Publication number
US20220416785A1
US20220416785A1 US17/359,462 US202117359462A US2022416785A1 US 20220416785 A1 US20220416785 A1 US 20220416785A1 US 202117359462 A US202117359462 A US 202117359462A US 2022416785 A1 US2022416785 A1 US 2022416785A1
Authority
US
United States
Prior art keywords
bootstrapped
track
hold circuit
ended
dummy
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US17/359,462
Other versions
US11533050B1 (en
Inventor
Weiwei Xu
Xiaoyue Wang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Priority to US17/359,462 priority Critical patent/US11533050B1/en
Application granted granted Critical
Publication of US11533050B1 publication Critical patent/US11533050B1/en
Publication of US20220416785A1 publication Critical patent/US20220416785A1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
    • H03K17/6871—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor
    • H03K17/6872—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor using complementary field-effect transistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H03K19/01714—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by bootstrapping, i.e. by positive feed-back
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
    • H03K17/6871—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor
    • H03K17/6874—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor in a symmetrical configuration
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details

Definitions

  • Track-and-hold or sample-and-hold circuits are commonly used to sample an input analog signal at different times using a sampling capacitor and a sampling transistor.
  • the sampling transistor is used as a switch to selectively connect the input signal to the sampling capacitor to track and hold output for sampling.
  • on-resistance of the sampling transistor may limit its performance.
  • a bootstrap driver circuit can be used to establish a low on-resistance of the sampling transistor for a track-and-hold circuit to improve switch linearity.
  • charge injection through the gate-source capacitor of the sampling transistor when the sampling transistor is turned off may cause errors in the sampled output signal.
  • the injected charge is dependent on the input signal, which can cause linearity performance degradation of the output signal.
  • the differential bootstrapped track-and-hold circuit includes first and second single-ended bootstrapped track-and-hold circuits.
  • Each single-ended bootstrapped track-and-hold circuit includes a sampling switch connected between an input terminal and an output terminal, a sampling capacitor connected to the output terminal, and a dummy sampling switch connected between the input terminal and a dummy output terminal.
  • the sampling switch and the dummy sampling switch are controlled by a bootstrap driver connected to the input terminal.
  • the dummy output terminal of the first single-ended bootstrapped track-and-hold circuit is connected to the output terminal of the second single-ended bootstrapped track-and-hold circuit and the dummy output terminal of the second single-ended bootstrapped track-and-hold circuit is connected to the output terminal of the first single-ended bootstrapped track-and-hold circuit to provide signals to compensate for charge injection errors at the output terminals.
  • the differential bootstrapped track-and-hold circuit includes first and second single-ended bootstrapped track-and-hold circuits.
  • the first single-ended bootstrapped track-and-hold circuit includes a first sampling switch connected between a first input terminal and a first output terminal, a first sampling capacitor connected to the first output terminal, and a first dummy sampling switch connected between the first input terminal and a first dummy output terminal.
  • the first sampling switch and the first dummy sampling switch are controlled by a first bootstrap driver connected to the first input terminal.
  • the second single-ended bootstrapped track-and-hold circuit includes a second sampling switch connected between a second input terminal and a second output terminal, a second sampling capacitor connected to the second output terminal, and a second dummy sampling switch connected between the second input terminal and a second dummy output terminal.
  • the second sampling switch and the second dummy sampling switch are controlled by a second bootstrap driver connected to the second input terminal.
  • the first dummy output terminal of the first single-ended bootstrapped track-and-hold circuit is connected to the second output terminal of the second single-ended bootstrapped track-and-hold circuit and the second dummy output terminal of the second single-ended bootstrapped track-and-hold circuit is connected to the first output terminal of the first single-ended bootstrapped track-and-hold circuit to provide signals from the first and second dummy sampling switches to compensate for charge injection errors at the first and second output terminals.
  • the first dummy sampling switch of the first single-ended bootstrapped track-and-hold circuit is connected to the second output terminal of the second single-ended bootstrapped track-and-hold circuit via a first capacitor
  • the second dummy sampling switch of the second single-ended bootstrapped track-and-hold circuit is connected to the first output terminal of the first single-ended bootstrapped track-and-hold circuit via a second capacitor.
  • the first sampling switch of the first single-ended bootstrapped track-and-hold circuit is connected to receive a bootstrap signal from the first bootstrap driver, and the first dummy sampling switch of the first single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a plate of a bootstrap capacitor in the first bootstrap driver.
  • the second sampling switch of the second single-ended bootstrapped track-and-hold circuit is connected to receive a bootstrap signal from the second bootstrap driver, and the second dummy sampling switch of the second single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a plate of a bootstrap capacitor in the second bootstrap driver.
  • the first single-ended bootstrapped track-and-hold circuit includes a first cascode sampling switch connected in series with the first sampling switch and a first cascode dummy sampling switch connected in series with the first dummy sampling switch.
  • the first cascode sampling switch of the first single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a first plate of a first bootstrap capacitor in the first bootstrap driver, and the first cascode dummy sampling switch of the first single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a second plate of the first bootstrap capacitor in the first bootstrap driver.
  • the second cascode sampling switch of the second single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a first plate of a second bootstrap capacitor in the second bootstrap driver, and the second cascode dummy sampling switch of the second single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a second plate of the second bootstrap capacitor in the second bootstrap driver.
  • the second bootstrap driver includes a second bootstrap capacitor having a first plate connected to the second input terminal via a first transistor in the second bootstrap driver and having a second plate connected to the first sampling switch via a second transistor in the second bootstrap driver.
  • the first sampling switch, the first dummy sampling switch, the second sampling switch and the second dummy sampling switch are transistors.
  • the differential bootstrapped track-and-hold circuit includes first and second single-ended bootstrapped track-and-hold circuits.
  • the first single-ended bootstrapped track-and-hold circuit includes a first sampling transistor connected between a first input terminal and a first output terminal, a first sampling capacitor connected to the first output terminal and ground, and a first dummy sampling transistor connected between the first input terminal and a first dummy output terminal.
  • the first sampling transistor and the first dummy sampling transistor are controlled by a first bootstrap driver connected to the first input terminal.
  • the second single-ended bootstrapped track-and-hold circuit includes a second sampling transistor connected between a second input terminal and a second output terminal, a second sampling capacitor connected to the second output terminal and ground, and a second dummy sampling transistor connected between the second input terminal and a second dummy output terminal.
  • the second sampling transistor and the second dummy sampling transistor are controlled by a second bootstrap driver connected to the second input terminal.
  • the first dummy output terminal of the first single-ended bootstrapped track-and-hold circuit is connected to the second output terminal of the second single-ended bootstrapped track-and-hold circuit via a first capacitor and the second dummy output terminal of the second single-ended bootstrapped track-and-hold circuit is connected to the first output terminal of the first single-ended bootstrapped track-and-hold circuit via a second capacitor to provide signals from the first and second dummy sampling transistors to compensate for charge injection errors at the first and second output terminals.
  • the first single-ended bootstrapped track-and-hold circuit includes a first cascode sampling transistor connected in series with the first sampling transistor and a first cascode dummy sampling transistor connected in series with the first dummy sampling transistor.
  • the first cascode sampling transistor of the first single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a first plate of a first bootstrap capacitor in the first bootstrap driver, and the first cascode dummy sampling transistor of the first single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a second plate of the first bootstrap capacitor in the first bootstrap driver.
  • the second single-ended bootstrapped track-and-hold circuit includes a second cascode sampling transistor connected in series with the second sampling transistor and a second cascode dummy sampling transistor connected in series with the second dummy sampling transistor.
  • the first bootstrap driver includes a first bootstrap capacitor having a first plate connected to the first input terminal via a first transistor in the first bootstrap driver and having a second plate connected to the first sampling transistor via a second transistor in the first bootstrap driver.
  • the second single-ended bootstrapped track-and-hold circuit includes a second sampling transistor connected between a second input terminal and a second output terminal, a second sampling capacitor between the second output terminal and ground, and a second dummy sampling transistor connected between the second input terminal and a second dummy output terminal.
  • the second single-ended bootstrapped track-and-hold circuit further includes a second bootstrap driver connected to the second input terminal and gates of the second sampling transistor and the second dummy sampling transistor.
  • the first dummy output terminal of the first single-ended bootstrapped track-and-hold circuit is connected to the second output terminal of the second single-ended bootstrapped track-and-hold circuit via a first capacitor and the second dummy output terminal of the second single-ended bootstrapped track-and-hold circuit is connected to the first output terminal of the first single-ended bootstrapped track-and-hold circuit via a second capacitor to produce signals to compensate for charge injection errors at the first and second output terminals
  • FIG. 1 is a schematic diagram of a single-ended bootstrapped track-and-hold (T/H) circuit in accordance with an embodiment of the invention.
  • FIG. 3 illustrates the single-ended bootstrapped T/H circuit of FIG. 1 during the hold phase in accordance with an embodiment of the invention.
  • FIG. 5 is a diagram of a differential bootstrapped T/H circuit in accordance with an embodiment of the invention.
  • FIG. 7 illustrates the differential bootstrapped T/H circuit of FIG. 5 during the hold phase in accordance with an embodiment of the invention.
  • FIG. 1 is a schematic diagram of a single-ended bootstrapped track-and-hold (T/H) circuit 100 in accordance with an embodiment of the invention is shown.
  • transistors of the bootstrapped T/H circuit 100 are shown as being metal-oxide-semiconductor field-effect transistors (MOSFETs).
  • MOSFETs metal-oxide-semiconductor field-effect transistors
  • BJTs bipolar junction transistors
  • the bootstrapped T/H circuit 100 includes a sampling transistor 102 connected between an input terminal 104 and an output terminal 106 , which operates as a switch.
  • a sampling capacitor 108 is connected to a node 110 , which is located between the sampling transistor 102 and the output terminal 106 , and to ground.
  • a bootstrap driver 112 is also connected to the sampling transistor 102 , which provides a bootstrapped signal V BST to the gate of the sampling transistor 102 .
  • the sampling transistor 102 is connected in series with a cascode sampling transistor 102 c.
  • the bootstrapped T/H circuit 100 further includes a dummy sampling transistor 114 and a cascode dummy sampling transistor 114 c, which are similar to the sampling transistors 102 and 102 c.
  • the dummy sampling transistors 114 and 114 c are connected between the input terminal 104 and a dummy output terminal 116 .
  • the signal on the dummy output terminal 116 is illustrated as Vout_dmy. As explained in detail below, these dummy sampling transistors 114 and 114 c operate to cancel or reduce charge injection error in a differential implementation of the bootstrapped T/H circuit 100 .
  • the bootstrap driver 112 further includes a bootstrapping capacitor 134 connected to a node 136 between the transistors 118 and 120 and to a node 138 between the transistors 124 c and 126 .
  • Voltages on the nodes 136 and 138 are V TP and V BP , respectively, which are voltages at top and bottom plates of the capacitor 134 .
  • the gate of the transistor 118 is connected to a node 140 between the transistors 120 and 122 c, which is also connected to the gates of the transistors 126 and 130 , as well as the gate of the sampling transistor 102 .
  • the voltage at the node 140 is the bootstrapped voltage V BST .
  • the gate of the transistor 120 is connected to a node 142 between the transistors 128 and 130 .
  • the gate of the transistor 122 c is connected to the supply voltage V DD , while the gate of the transistor 122 is connected to receive a clock signal CLK.
  • the gate of the transistor 126 c is connected to the node 136 to receive the voltage V TP .
  • the gate of the transistor 126 is connected to the node 140 to receive the bootstrapped voltage V BST .
  • the gate of the transistor 124 c is connected to the supply voltage V DD , while the gate of the transistor 124 is connected to receive the clock signal CLK.
  • the gate of the transistor 128 is connected to receive a clock signal CLK , which is the inverse signal of the clock signal CLK.
  • the gate of the transistor 130 is connected to the node 140 to receive the bootstrapped voltage V BST .
  • the transistors 102 , 102 c, 114 , 114 c, 122 , 122 c, 124 , 124 c, 126 , 126 c and 130 are N channel MOSFETs or NMOS transistors and the transistors 118 , 120 and 128 are P channel MOSFETs or PMOS transistors. However, in other embodiments, these transistors may be other types of transistors.
  • the operation of the bootstrapped T/H circuit 100 is controlled by the clock signals CLK and CLK .
  • the clocks signals CLK and CLK determine whether the bootstrapped T/H circuit 100 is operating in a sample phase or in a hold phase.
  • the clock signals CLK and CLK selectively turn on and turn off the transistors of the bootstrapped T/H circuit 100 to allow an input signal V in on the input terminal 104 to charge the sampling capacitor 108 , which is illustrated in FIG. 2 in accordance with an embodiment of the invention.
  • the clock signals CLK and CLK selectively turn on and turn off different transistors of the bootstrapped T/H circuit 100 to hold the charge in the sampling capacitor 108 , which is illustrated in FIG. 3 in accordance with an embodiment of the invention.
  • the charge in the sampling capacitor 108 can then be sampled as voltage V out on the output terminal 106 .
  • the transistors 120 , 126 , 126 c and 130 in the bootstrapped driver 112 are turned on, as illustrated by the dotted circles.
  • the voltage at the gate of the cascode sampling transistor 102 C is the voltage V TP , which is V DD +V in , the cascode sampling transistor 102 C is also turned on.
  • This voltage V TP is also at the gate of the cascode dummy sampling transistor 114 c.
  • the voltage V BP at the gate of the dummy sampling transistor 114 is the input voltage V in , i.e., V BP +V in .
  • the dummy transistors 114 and 114 c do not turn on.
  • the dummy transistors 114 and 114 c do not allow DC signal components to be transmitted, but do allow AC signal components to be transmitted.
  • the transistors 118 , 122 , 122 c, 124 , 124 c and 128 in the bootstrapped driver 112 are turned on, as illustrated by the dotted circles.
  • V TP the voltage at the gate of the cascode sampling transistor 102 c
  • V BP the negative supply voltage at the gate of the dummy sampling transistor 114
  • FIG. 4 a simplified diagram of the single-ended bootstrapped T/H circuit 100 is shown.
  • the bootstrap driver 112 is illustrated as a box without showing the individual components. However, the voltages V BST , V TP and V BP generated by the bootstrap driver 112 are illustrated.
  • the single-ended bootstrapped T/H circuit 100 shown in FIG. 4 may be implemented in a differential configuration.
  • the differential bootstrapped T/H circuit 500 in accordance with an embodiment of the invention is shown.
  • the differential bootstrapped T/H circuit 500 includes two single-ended bootstrapped T/H circuits 100 A and 100 B, which are similar to the single-ended bootstrapped T/H circuit 100 shown in FIG. 4 .
  • the first single-ended bootstrapped T/H circuit 100 A includes a sampling transistor 102 A and a cascode sampling transistor 102 Ac that are connected between an input terminal 104 A and an output terminal 106 A.
  • a sampling capacitor 108 A is connected to a node 110 A, which is located between the sampling transistor 102 A and the output terminal 106 A, and to ground.
  • the first bootstrapped T/H circuit 100 A also includes a dummy sampling transistor 114 A and a cascode dummy sampling transistor 114 Ac, which are similar to the sampling transistors 102 A and 102 Ac.
  • the dummy sampling transistors 114 A and 114 Ac are connected between the input terminal 104 A and a dummy output terminal 116 A.
  • the first single-ended bootstrapped T/H circuit 100 A further includes a bootstrap driver 112 A, which is connected to the input terminal 104 A and the main and dummy sampling transistors 102 A, 102 Ac, 114 A and 114 Ac.
  • the bootstrap driver 112 A provides the bootstrapped signal V BST to the gate of the sampling transistor 102 A and the signal V TP to the gate of the cascode sampling transistor 102 Ac.
  • the bootstrap driver 112 A also provides the signal V BP to the gate of the dummy sampling transistor 114 A and the signal V TP to the gate of the cascode dummy sampling transistor 114 Ac.
  • the bootstrap driver 112 A is identical to the bootstrap driver 112 shown in FIG. 1 .
  • the second single-ended bootstrapped T/H circuit 100 B includes a sampling transistor 102 B and a cascode sampling transistor 102 Bc that are connected between an input terminal 104 B and an output terminal 106 B.
  • a sampling capacitor 108 B is connected to a node 110 B, which is located between the sampling transistor 102 B and the output terminal 106 B, and to ground.
  • the second bootstrapped T/H circuit 100 B also includes a dummy sampling transistor 114 B and a cascode dummy sampling transistor 114 Bc, which are similar to the sampling transistors 102 B and 102 Bc.
  • the dummy sampling transistors 114 B and 114 Bc are connected between the input terminal 104 B and a dummy output terminal 116 B.
  • first single-ended bootstrapped T/H circuit 100 A during the transitions between the sample phase and the hold phase, charge injection through the gate-source capacitor Cgs of the sampling transistor 102 A and the gate-source capacitor Cgs of the cascode sampling transistor 102 Ac may introduce errors in the output signal V outp at the output terminal 106 A.
  • second single-ended bootstrapped T/H circuit 100 B during the transitions between the sample phase and the hold phase, charge injection through the gate-source capacitor Cgs of the sampling transistor 102 B and the gate-source capacitor Cgs of the cascode sampling transistor 102 Bc may introduce errors in the output signal V outn at the output terminal 106 B.
  • the charge injection error at the output terminal 106 A of the first single-ended bootstrapped T/H circuit 100 A is mostly canceled by the signal from the cross-coupled dummy transistors 114 B and 114 Bc of the second single-ended bootstrapped T/H circuit 100 B.
  • the charge injection error at the output terminal 106 B of the second single-ended bootstrapped T/H circuit 100 B is mostly canceled by the signal from the cross-coupled dummy transistors 114 A and 114 Ac of the first single-ended bootstrapped T/H circuit 100 A.
  • linearity performance degradation of the output signals V outp and V outn at the output terminals 106 A and 106 B is reduced.
  • the computer-useable or computer-readable storage medium can be an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system (or apparatus or device).
  • Examples of non-transitory computer-useable and computer-readable storage media include a semiconductor or solid-state memory, magnetic tape, a removable computer diskette, a random-access memory (RAM), a read-only memory (ROM), a rigid magnetic disk, and an optical disk.
  • Current examples of optical disks include a compact disk with read only memory (CD-ROM), a compact disk with read/write (CD-R/W), and a digital video disk (DVD).
  • embodiments of the invention may be implemented entirely in hardware or in an implementation containing both hardware and software elements.
  • the software may include but is not limited to firmware, resident software, microcode, etc.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Electronic Switches (AREA)

Abstract

Embodiments of a differential bootstrapped track-and-hold circuit are disclosed. In an embodiment, the differential bootstrapped track-and-hold circuit includes first and second single-ended bootstrapped track-and-hold circuits. Each single-ended bootstrapped track-and-hold circuit includes a sampling switch connected between an input terminal and an output terminal, a sampling capacitor connected to the output terminal, and a dummy sampling switch connected between the input terminal and a dummy output terminal. The sampling switch and the dummy sampling switch are controlled by a bootstrap driver connected to the input terminal. The dummy output terminal of the first single-ended bootstrapped track-and-hold circuit is connected to the output terminal of the second single-ended bootstrapped track-and-hold circuit and the dummy output terminal of the second single-ended bootstrapped track-and-hold circuit is connected to the output terminal of the first single-ended bootstrapped track-and-hold circuit to provide signals to compensate for charge injection errors at the output terminals.

Description

    BACKGROUND
  • Track-and-hold or sample-and-hold circuits are commonly used to sample an input analog signal at different times using a sampling capacitor and a sampling transistor. The sampling transistor is used as a switch to selectively connect the input signal to the sampling capacitor to track and hold output for sampling. However, on-resistance of the sampling transistor may limit its performance. A bootstrap driver circuit can be used to establish a low on-resistance of the sampling transistor for a track-and-hold circuit to improve switch linearity. However, in these bootstrapped track-and-hold circuits, charge injection through the gate-source capacitor of the sampling transistor when the sampling transistor is turned off may cause errors in the sampled output signal. Furthermore, the injected charge is dependent on the input signal, which can cause linearity performance degradation of the output signal.
    • SUMMARY
  • Embodiments of a differential bootstrapped track-and-hold circuit are disclosed. In an embodiment, the differential bootstrapped track-and-hold circuit includes first and second single-ended bootstrapped track-and-hold circuits. Each single-ended bootstrapped track-and-hold circuit includes a sampling switch connected between an input terminal and an output terminal, a sampling capacitor connected to the output terminal, and a dummy sampling switch connected between the input terminal and a dummy output terminal. The sampling switch and the dummy sampling switch are controlled by a bootstrap driver connected to the input terminal. The dummy output terminal of the first single-ended bootstrapped track-and-hold circuit is connected to the output terminal of the second single-ended bootstrapped track-and-hold circuit and the dummy output terminal of the second single-ended bootstrapped track-and-hold circuit is connected to the output terminal of the first single-ended bootstrapped track-and-hold circuit to provide signals to compensate for charge injection errors at the output terminals.
  • In an embodiment, the differential bootstrapped track-and-hold circuit includes first and second single-ended bootstrapped track-and-hold circuits. The first single-ended bootstrapped track-and-hold circuit includes a first sampling switch connected between a first input terminal and a first output terminal, a first sampling capacitor connected to the first output terminal, and a first dummy sampling switch connected between the first input terminal and a first dummy output terminal. The first sampling switch and the first dummy sampling switch are controlled by a first bootstrap driver connected to the first input terminal. The second single-ended bootstrapped track-and-hold circuit includes a second sampling switch connected between a second input terminal and a second output terminal, a second sampling capacitor connected to the second output terminal, and a second dummy sampling switch connected between the second input terminal and a second dummy output terminal. The second sampling switch and the second dummy sampling switch are controlled by a second bootstrap driver connected to the second input terminal. The first dummy output terminal of the first single-ended bootstrapped track-and-hold circuit is connected to the second output terminal of the second single-ended bootstrapped track-and-hold circuit and the second dummy output terminal of the second single-ended bootstrapped track-and-hold circuit is connected to the first output terminal of the first single-ended bootstrapped track-and-hold circuit to provide signals from the first and second dummy sampling switches to compensate for charge injection errors at the first and second output terminals.
  • In an embodiment, the first dummy sampling switch of the first single-ended bootstrapped track-and-hold circuit is connected to the second output terminal of the second single-ended bootstrapped track-and-hold circuit via a first capacitor, and the second dummy sampling switch of the second single-ended bootstrapped track-and-hold circuit is connected to the first output terminal of the first single-ended bootstrapped track-and-hold circuit via a second capacitor.
  • In an embodiment, the first sampling switch of the first single-ended bootstrapped track-and-hold circuit is connected to receive a bootstrap signal from the first bootstrap driver, and the first dummy sampling switch of the first single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a plate of a bootstrap capacitor in the first bootstrap driver.
  • In an embodiment, the second sampling switch of the second single-ended bootstrapped track-and-hold circuit is connected to receive a bootstrap signal from the second bootstrap driver, and the second dummy sampling switch of the second single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a plate of a bootstrap capacitor in the second bootstrap driver.
  • In an embodiment, the first single-ended bootstrapped track-and-hold circuit includes a first cascode sampling switch connected in series with the first sampling switch and a first cascode dummy sampling switch connected in series with the first dummy sampling switch.
  • In an embodiment, the first cascode sampling switch of the first single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a first plate of a first bootstrap capacitor in the first bootstrap driver, and the first cascode dummy sampling switch of the first single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a second plate of the first bootstrap capacitor in the first bootstrap driver.
  • In an embodiment, the second single-ended bootstrapped track-and-hold circuit includes a second cascode sampling switch connected in series with the second sampling switch and a second cascode dummy sampling switch connected in series with the second dummy sampling switch.
  • In an embodiment, the second cascode sampling switch of the second single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a first plate of a second bootstrap capacitor in the second bootstrap driver, and the second cascode dummy sampling switch of the second single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a second plate of the second bootstrap capacitor in the second bootstrap driver.
  • In an embodiment, the first bootstrap driver includes a first bootstrap capacitor having a first plate connected to the first input terminal via a first transistor in the first bootstrap driver and having a second plate connected to the first sampling switch via a second transistor in the first bootstrap driver.
  • In an embodiment, the second bootstrap driver includes a second bootstrap capacitor having a first plate connected to the second input terminal via a first transistor in the second bootstrap driver and having a second plate connected to the first sampling switch via a second transistor in the second bootstrap driver.
  • In an embodiment, the first sampling switch, the first dummy sampling switch, the second sampling switch and the second dummy sampling switch are transistors.
  • In an embodiment, the first sampling switch, the first dummy sampling switch, the second sampling switch and the second dummy sampling switch are NMOS transistors.
  • In an embodiment, the differential bootstrapped track-and-hold circuit includes first and second single-ended bootstrapped track-and-hold circuits. The first single-ended bootstrapped track-and-hold circuit includes a first sampling transistor connected between a first input terminal and a first output terminal, a first sampling capacitor connected to the first output terminal and ground, and a first dummy sampling transistor connected between the first input terminal and a first dummy output terminal. The first sampling transistor and the first dummy sampling transistor are controlled by a first bootstrap driver connected to the first input terminal. The second single-ended bootstrapped track-and-hold circuit includes a second sampling transistor connected between a second input terminal and a second output terminal, a second sampling capacitor connected to the second output terminal and ground, and a second dummy sampling transistor connected between the second input terminal and a second dummy output terminal. The second sampling transistor and the second dummy sampling transistor are controlled by a second bootstrap driver connected to the second input terminal. The first dummy output terminal of the first single-ended bootstrapped track-and-hold circuit is connected to the second output terminal of the second single-ended bootstrapped track-and-hold circuit via a first capacitor and the second dummy output terminal of the second single-ended bootstrapped track-and-hold circuit is connected to the first output terminal of the first single-ended bootstrapped track-and-hold circuit via a second capacitor to provide signals from the first and second dummy sampling transistors to compensate for charge injection errors at the first and second output terminals.
  • In an embodiment, the first sampling transistor of the first single-ended bootstrapped track-and-hold circuit is connected to receive a bootstrap signal from the first bootstrap driver, and the first dummy sampling transistor of the first single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a plate of a bootstrap capacitor in the first bootstrap driver.
  • In an embodiment, the first single-ended bootstrapped track-and-hold circuit includes a first cascode sampling transistor connected in series with the first sampling transistor and a first cascode dummy sampling transistor connected in series with the first dummy sampling transistor.
  • In an embodiment, the first cascode sampling transistor of the first single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a first plate of a first bootstrap capacitor in the first bootstrap driver, and the first cascode dummy sampling transistor of the first single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a second plate of the first bootstrap capacitor in the first bootstrap driver.
  • In an embodiment, the second single-ended bootstrapped track-and-hold circuit includes a second cascode sampling transistor connected in series with the second sampling transistor and a second cascode dummy sampling transistor connected in series with the second dummy sampling transistor.
  • In an embodiment, the first bootstrap driver includes a first bootstrap capacitor having a first plate connected to the first input terminal via a first transistor in the first bootstrap driver and having a second plate connected to the first sampling transistor via a second transistor in the first bootstrap driver.
  • In an embodiment, the differential bootstrapped track-and-hold circuit includes first and second single-ended bootstrapped track-and-hold circuits. The first single-ended bootstrapped track-and-hold circuit includes a first sampling transistor connected between a first input terminal and a first output terminal, a first sampling capacitor between the first output terminal and ground, and a first dummy sampling transistor connected between the first input terminal and a first dummy output terminal. The first single-ended bootstrapped track-and-hold circuit further includes a first bootstrap driver connected to the first input terminal and gates of the first sampling transistor and the first dummy sampling transistor. The second single-ended bootstrapped track-and-hold circuit includes a second sampling transistor connected between a second input terminal and a second output terminal, a second sampling capacitor between the second output terminal and ground, and a second dummy sampling transistor connected between the second input terminal and a second dummy output terminal. The second single-ended bootstrapped track-and-hold circuit further includes a second bootstrap driver connected to the second input terminal and gates of the second sampling transistor and the second dummy sampling transistor. The first dummy output terminal of the first single-ended bootstrapped track-and-hold circuit is connected to the second output terminal of the second single-ended bootstrapped track-and-hold circuit via a first capacitor and the second dummy output terminal of the second single-ended bootstrapped track-and-hold circuit is connected to the first output terminal of the first single-ended bootstrapped track-and-hold circuit via a second capacitor to produce signals to compensate for charge injection errors at the first and second output terminals
  • In an embodiment, the gate of the first sampling transistor of the first single-ended bootstrapped track-and-hold circuit is connected to receive a bootstrap signal from the first bootstrap driver, and the gate of the first dummy sampling transistor of the first single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a plate of a bootstrap capacitor in the first bootstrap driver.
  • These and other aspects in accordance with embodiments will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrated by way of example of the principles of the embodiments.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a schematic diagram of a single-ended bootstrapped track-and-hold (T/H) circuit in accordance with an embodiment of the invention.
  • FIG. 2 illustrates the single-ended bootstrapped T/H circuit of FIG. 1 during the sample phase in accordance with an embodiment of the invention.
  • FIG. 3 illustrates the single-ended bootstrapped T/H circuit of FIG. 1 during the hold phase in accordance with an embodiment of the invention.
  • FIG. 4 is a simplified diagram of the single-ended bootstrapped T/H circuit of FIG. 1 .
  • FIG. 5 is a diagram of a differential bootstrapped T/H circuit in accordance with an embodiment of the invention.
  • FIG. 6 illustrates the differential bootstrapped T/H circuit of FIG. 5 during the sample phase in accordance with an embodiment of the invention.
  • FIG. 7 illustrates the differential bootstrapped T/H circuit of FIG. 5 during the hold phase in accordance with an embodiment of the invention.
    •
  • Throughout the description, similar reference numbers may be used to identify similar elements.
    • DETAILED DESCRIPTION
  • It will be readily understood that the components of the embodiments as generally described herein and illustrated in the appended Figs. could be arranged and designed in a wide variety of different configurations. Thus, the following more detailed description of various embodiments, as represented in the Figures, is not intended to limit the scope of the present disclosure, but is merely representative of various embodiments. While the various aspects of the embodiments are presented in drawings, the drawings are not necessarily drawn to scale unless specifically indicated.
  • The present invention may be embodied in other specific forms without departing from its spirit or essential characteristics. The described embodiments are to be considered in all respects only as illustrative and not restrictive. The scope of the embodiments is, therefore, indicated by the appended claims rather than by this detailed description. All changes which come within the meaning and range of equivalency of the claims are to be embraced within their scope.
  • Reference throughout this specification to features, advantages, or similar language does not imply that all of the features and advantages that may be realized with the present invention should be or are in any single embodiment. Rather, language referring to the features and advantages is understood to mean that a specific feature, advantage, or characteristic described in connection with an embodiment is included in at least one embodiment of the present invention. Thus, discussions of the features and advantages, and similar language, throughout this specification may, but do not necessarily, refer to the same embodiment.
  • Furthermore, the described features, advantages, and characteristics of the invention may be combined in any suitable manner in one or more embodiments. One skilled in the relevant art will recognize, in light of the description herein, that the invention can be practiced without one or more of the specific features or advantages of a particular embodiment. In other instances, additional features and advantages may be recognized in certain embodiments that may not be present in all embodiments of the invention.
  • Reference throughout this specification to “one embodiment”, “an embodiment”, or similar language means that a particular feature, structure, or characteristic described in connection with the indicated embodiment is included in at least one embodiment of the present invention. Thus, the phrases “in one embodiment”, “in an embodiment”, and similar language throughout this specification may, but do not necessarily, all refer to the same embodiment.
  • FIG. 1 is a schematic diagram of a single-ended bootstrapped track-and-hold (T/H) circuit 100 in accordance with an embodiment of the invention is shown. In the illustrated embodiment, transistors of the bootstrapped T/H circuit 100 are shown as being metal-oxide-semiconductor field-effect transistors (MOSFETs). However, in other embodiments, the bootstrapped T/H circuit 100 may use other types of transistors, such as bipolar junction transistors (BJTs).
  • The bootstrapped T/H circuit 100 includes a sampling transistor 102 connected between an input terminal 104 and an output terminal 106, which operates as a switch. A sampling capacitor 108 is connected to a node 110, which is located between the sampling transistor 102 and the output terminal 106, and to ground. A bootstrap driver 112 is also connected to the sampling transistor 102, which provides a bootstrapped signal VBST to the gate of the sampling transistor 102. The sampling transistor 102 is connected in series with a cascode sampling transistor 102 c. The bootstrapped T/H circuit 100 further includes a dummy sampling transistor 114 and a cascode dummy sampling transistor 114 c, which are similar to the sampling transistors 102 and 102 c. The dummy sampling transistors 114 and 114 c are connected between the input terminal 104 and a dummy output terminal 116. The signal on the dummy output terminal 116 is illustrated as Vout_dmy. As explained in detail below, these dummy sampling transistors 114 and 114 c operate to cancel or reduce charge injection error in a differential implementation of the bootstrapped T/H circuit 100.
  • The bootstrap driver 112 includes a first set of transistors 118, 120, 122 and 122 c connected in series between a supply voltage VDD and ground, a second set of transistors 124, 124 c, 126 and 126 c connected in series between the input terminal 104 and ground, and a third set of transistors 128 and 130 connected in series between the supply voltage VDD and a node 132 between the transistors 124 c and 126. The transistors 122 c, 124 c and 126 c are cascode transistors, which are added for stress protection. The bootstrap driver 112 further includes a bootstrapping capacitor 134 connected to a node 136 between the transistors 118 and 120 and to a node 138 between the transistors 124 c and 126. Voltages on the nodes 136 and 138 are VTP and VBP, respectively, which are voltages at top and bottom plates of the capacitor 134.
  • In the first set of transistors, the gate of the transistor 118 is connected to a node 140 between the transistors 120 and 122 c, which is also connected to the gates of the transistors 126 and 130, as well as the gate of the sampling transistor 102. The voltage at the node 140 is the bootstrapped voltage VBST. The gate of the transistor 120 is connected to a node 142 between the transistors 128 and 130. The gate of the transistor 122 c is connected to the supply voltage VDD, while the gate of the transistor 122 is connected to receive a clock signal CLK.
  • In the second set of transistors, the gate of the transistor 126 c is connected to the node 136 to receive the voltage VTP. The gate of the transistor 126 is connected to the node 140 to receive the bootstrapped voltage VBST. The gate of the transistor 124 c is connected to the supply voltage VDD, while the gate of the transistor 124 is connected to receive the clock signal CLK.
  • In the third set of transistors, the gate of the transistor 128 is connected to receive a clock signal CLK, which is the inverse signal of the clock signal CLK. The gate of the transistor 130 is connected to the node 140 to receive the bootstrapped voltage VBST.
  • In the illustrated embodiment, the transistors 102, 102 c, 114, 114 c, 122, 122 c, 124, 124 c, 126, 126 c and 130 are N channel MOSFETs or NMOS transistors and the transistors 118, 120 and 128 are P channel MOSFETs or PMOS transistors. However, in other embodiments, these transistors may be other types of transistors.
  • The operation of the bootstrapped T/H circuit 100 is controlled by the clock signals CLK and CLK. Thus, the clocks signals CLK and CLK determine whether the bootstrapped T/H circuit 100 is operating in a sample phase or in a hold phase. During the sample phase, the clock signals CLK and CLK selectively turn on and turn off the transistors of the bootstrapped T/H circuit 100 to allow an input signal Vin on the input terminal 104 to charge the sampling capacitor 108, which is illustrated in FIG. 2 in accordance with an embodiment of the invention. During the hold phase, the clock signals CLK and CLK selectively turn on and turn off different transistors of the bootstrapped T/H circuit 100 to hold the charge in the sampling capacitor 108, which is illustrated in FIG. 3 in accordance with an embodiment of the invention. The charge in the sampling capacitor 108 can then be sampled as voltage Vout on the output terminal 106.
  • As illustrated in FIG. 2 , during the sample phase, the clock signal CLK is low, i.e., CLK=0, and the clock signal CLK is high, i.e., CLK=1. As a result, the transistors 120, 126, 126 c and 130 in the bootstrapped driver 112 are turned on, as illustrated by the dotted circles. In this state, the voltage VTP at the node 136 is the supply voltage VDD plus voltage of the input signal Vin at the input terminal 104, i.e., VTP=VDD+Vin. The voltage VBP at the node 138 is equal to the input voltage Vin, i.e., VBP=Vin. Thus, the bootstrapped voltage VBST at the gate of the sampling transistor 102 is the supply voltage VDD plus the input voltage Vin, i.e., VBST=VDD+Vin, which turns on the sampling transistor 102. Since the voltage at the gate of the cascode sampling transistor 102C is the voltage VTP, which is VDD+Vin, the cascode sampling transistor 102C is also turned on. This voltage VTP is also at the gate of the cascode dummy sampling transistor 114 c. The voltage VBP at the gate of the dummy sampling transistor 114 is the input voltage Vin, i.e., VBP+Vin. However, the dummy transistors 114 and 114 c do not turn on. Thus, the dummy transistors 114 and 114 c do not allow DC signal components to be transmitted, but do allow AC signal components to be transmitted.
  • As illustrated in FIG. 3 , during the hold phase, the clock signal CLK is high, i.e., CLK=1, and the clock signal CLK is low, i.e., CLK=0. As a result, the transistors 118, 122, 122 c, 124, 124 c and 128 in the bootstrapped driver 112 are turned on, as illustrated by the dotted circles. In this state, the voltage VTP at the node 136 is the supply voltage VDD, i.e., VTP=VDD. The voltage VBP at the node 138 is the negative supply voltage VSS(ground), i.e., VBP=VSS. Thus, the bootstrapped voltage VBST at the gate of the sampling transistor 102 is also the negative supply voltage VSS, i.e., VBST=VSS, which turns off the sampling transistor 102. Since the voltage at the gate of the cascode sampling transistor 102 c is the voltage VTP, which is VDD, the cascode sampling transistor 102 c is also turned off. The voltage VTP is also at the gate of the cascode dummy sampling transistor 114 c. The voltage VBP at the gate of the dummy sampling transistor 114 is the negative supply voltage VSS, i.e., VBP=VSS.
  • Turning now to FIG. 4 , a simplified diagram of the single-ended bootstrapped T/H circuit 100 is shown. In FIG. 4 , the bootstrap driver 112 is illustrated as a box without showing the individual components. However, the voltages VBST, VTP and VBP generated by the bootstrap driver 112 are illustrated. The single-ended bootstrapped T/H circuit 100 shown in FIG. 4 may be implemented in a differential configuration.
  • In FIG. 5 , a differential bootstrapped T/H circuit 500 in accordance with an embodiment of the invention is shown. As shown in FIG. 5 , the differential bootstrapped T/H circuit 500 includes two single-ended bootstrapped T/ H circuits 100A and 100B, which are similar to the single-ended bootstrapped T/H circuit 100 shown in FIG. 4 . Thus, the first single-ended bootstrapped T/H circuit 100A includes a sampling transistor 102A and a cascode sampling transistor 102Ac that are connected between an input terminal 104A and an output terminal 106A. A sampling capacitor 108A is connected to a node 110A, which is located between the sampling transistor 102A and the output terminal 106A, and to ground. The first bootstrapped T/H circuit 100A also includes a dummy sampling transistor 114A and a cascode dummy sampling transistor 114Ac, which are similar to the sampling transistors 102A and 102Ac. The dummy sampling transistors 114A and 114Ac are connected between the input terminal 104A and a dummy output terminal 116A. The first single-ended bootstrapped T/H circuit 100A further includes a bootstrap driver 112A, which is connected to the input terminal 104A and the main and dummy sampling transistors 102A, 102Ac, 114A and 114Ac. The bootstrap driver 112A provides the bootstrapped signal VBST to the gate of the sampling transistor 102A and the signal VTP to the gate of the cascode sampling transistor 102Ac. The bootstrap driver 112A also provides the signal VBP to the gate of the dummy sampling transistor 114A and the signal VTP to the gate of the cascode dummy sampling transistor 114Ac. In an embodiment, the bootstrap driver 112A is identical to the bootstrap driver 112 shown in FIG. 1 .
  • Similarly, the second single-ended bootstrapped T/H circuit 100B includes a sampling transistor 102B and a cascode sampling transistor 102Bc that are connected between an input terminal 104B and an output terminal 106B. A sampling capacitor 108B is connected to a node 110B, which is located between the sampling transistor 102B and the output terminal 106B, and to ground. The second bootstrapped T/H circuit 100B also includes a dummy sampling transistor 114B and a cascode dummy sampling transistor 114Bc, which are similar to the sampling transistors 102B and 102Bc. The dummy sampling transistors 114B and 114Bc are connected between the input terminal 104B and a dummy output terminal 116B. The second single-ended bootstrapped T/H circuit 100B further includes a bootstrap driver 112B, which is connected to the input terminal 104B and the sampling and dummy sampling transistors 102B, 102Bc, 114B and 114Bc. The bootstrap driver 112B provides the bootstrapped signal VBST to the gate of the sampling transistor 102B and the signal VTP to the gate of the cascode sampling transistor 102Bc. The bootstrap driver 112B also provides the signal VBP to the gate of the dummy sampling transistor 114B and the signal VTP to the gate of the cascode dummy sampling transistor 114Bc. In an embodiment, the bootstrap driver 112B is identical to the bootstrap driver 112 shown in FIG. 1 . It is noted here that the signals VBST, VTP and VBP from the bootstrap driver 112B will not be same as the signals VBST, VTP and VBP from the bootstrap driver 112A since different signal components of a differential input signal will be applied to the single-ended bootstrapped T/ H circuits 100A and 100B. Specifically, a differential input signal component Vinp is applied to the first single-ended bootstrapped T/H circuits 100A, while a differential input signal component Vinn is applied to the second single-ended bootstrapped T/H circuits 100B.
  • As shown in FIG. 5 , the dummy output terminal 116A of the first single-ended bootstrapped T/H circuit 100A is connected to the output terminal 106B of the second single-ended bootstrapped T/H circuit 100B via a capacitor 540A. Similarly, the dummy output terminal 116B of the second single-ended bootstrapped T/H circuit 100B is connected to the output terminal 106A of the first single-ended bootstrapped T/H circuit 100A via a capacitor 540B. Thus, the dummy sampling transistors 114A, 114Ac, 114B and 114Bc of the first and second single-ended bootstrapped T/ H circuits 100A and 100B are in a cross-coupled configuration.
  • As illustrated in FIG. 6 , during the sample phase, the clock signal CLK is high, i.e., CLK=1, and the clock signal CLK is low, i.e., CLK=0, which selectively turn on and turn off transistors in the first and second single-ended bootstrapped T/ H circuits 100A and 100B, as illustrated in FIG. 2 . Thus, signals provided by the bootstrap drivers 112A and 112B are as follows: VTP=VDD+Vin, VBST=VDD+Vin, and VBP+Vin. These signals with respect to the differential input signal components Vinp and Vinn are illustrated in FIG. 6 .
  • As illustrated in FIG. 7 , during the hold phase, the clock signal CLK is low, i.e., CLK=0, and the clock signal CLK is high, i.e., CLK=1, which selectively turn on and turn off transistors in the first and second single-ended bootstrapped T/ H circuits 100A and 100B, as illustrated in FIG. 3 . Thus, signals provided by the bootstrap drivers 112A and 112B are as follows: VTP=VDD, VBST=VSS, and VBP=VSS. These signals with respect to the differential input signal components Vinp and Vinn are illustrated in FIG. 7 .
  • In the first single-ended bootstrapped T/H circuit 100A, during the transitions between the sample phase and the hold phase, charge injection through the gate-source capacitor Cgs of the sampling transistor 102A and the gate-source capacitor Cgs of the cascode sampling transistor 102Ac may introduce errors in the output signal Voutp at the output terminal 106A. Similarly, in the second single-ended bootstrapped T/H circuit 100B, during the transitions between the sample phase and the hold phase, charge injection through the gate-source capacitor Cgs of the sampling transistor 102B and the gate-source capacitor Cgs of the cascode sampling transistor 102Bc may introduce errors in the output signal Voutn at the output terminal 106B. However, these charge injection errors at the output terminals 106A and 106B are compensated by inverse charge injection signals from the dummy output terminals 116B and 116A, respectively. Specifically, the charge injection error at the output terminal 106A of the first single-ended bootstrapped T/H circuit 100A is compensated by the signal from the dummy output terminal 116B of the second single-ended bootstrapped T/H circuit 100B via the capacitor 540B. Similarly, the charge injection error at the output terminal 106B of the second single-ended bootstrapped T/H circuit 100B is compensated by the signal from the dummy output terminal 116A of the first single-ended bootstrapped T/H circuit 100A via the capacitor 540A. Thus, the charge injection error at the output terminal 106A of the first single-ended bootstrapped T/H circuit 100A is mostly canceled by the signal from the cross-coupled dummy transistors 114B and 114Bc of the second single-ended bootstrapped T/H circuit 100B. Similarly, the charge injection error at the output terminal 106B of the second single-ended bootstrapped T/H circuit 100B is mostly canceled by the signal from the cross-coupled dummy transistors 114A and 114Ac of the first single-ended bootstrapped T/H circuit 100A. As a result, linearity performance degradation of the output signals Voutp and Voutn at the output terminals 106A and 106B is reduced.
  • Although the operations of the method(s) herein are shown and described in a particular order, the order of the operations of each method may be altered so that certain operations may be performed in an inverse order or so that certain operations may be performed, at least in part, concurrently with other operations. In another embodiment, instructions or sub-operations of distinct operations may be implemented in an intermittent and/or alternating manner.
  • It can also be noted that at least some of the operations for the methods described herein may be implemented using software instructions stored on a computer useable storage medium for execution by a computer. As an example, an embodiment of a computer program product includes a computer useable storage medium to store a computer readable program.
  • The computer-useable or computer-readable storage medium can be an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system (or apparatus or device). Examples of non-transitory computer-useable and computer-readable storage media include a semiconductor or solid-state memory, magnetic tape, a removable computer diskette, a random-access memory (RAM), a read-only memory (ROM), a rigid magnetic disk, and an optical disk. Current examples of optical disks include a compact disk with read only memory (CD-ROM), a compact disk with read/write (CD-R/W), and a digital video disk (DVD).
  • Alternatively, embodiments of the invention may be implemented entirely in hardware or in an implementation containing both hardware and software elements. In embodiments that use software, the software may include but is not limited to firmware, resident software, microcode, etc.
  • Although specific embodiments of the invention have been described and illustrated, the invention is not to be limited to the specific forms or arrangements of parts so described and illustrated. The scope of the invention is to be defined by the claims appended hereto and their equivalents.

Claims (20)

1. A differential bootstrapped track-and-hold circuit comprising:
a first single-ended bootstrapped track-and-hold circuit including
a first sampling switch connected between a first input terminal and a first output terminal,
a first sampling capacitor connected to the first output terminal, and
a first dummy sampling switch connected between the first input terminal and
a first dummy output terminal,
the first sampling switch and the first dummy sampling switch being controlled by a first bootstrap driver connected to the first input terminal; and
a second single-ended bootstrapped track-and-hold circuit including
a second sampling switch connected between a second input terminal and a second output terminal,
a second sampling capacitor connected to the second output terminal, and
a second dummy sampling switch connected between the second input terminal and a second dummy output terminal,
the second sampling switch and the second dummy sampling switch being controlled by a second bootstrap driver connected to the second input terminal,
wherein the first dummy output terminal of the first single-ended bootstrapped track-and-hold circuit is connected to the second output terminal of the second single-ended bootstrapped track-and-hold circuit;
wherein the second dummy output terminal of the second single-ended bootstrapped track-and-hold circuit is connected to the first output terminal of the first single-ended bootstrapped track-and-hold circuit to provide signals from the first and second dummy sampling switches to compensate for charge injection errors at the first and second output terminals;
wherein the first dummy sampling switch of the first single-ended bootstrapped track-and-hold circuit is connected to the second output terminal of the second single-ended bootstrapped track-and-hold circuit via a first capacitor; and
wherein the second dummy sampling switch of the second single-ended bootstrapped track-and-hold circuit is connected to the first output terminal of the first single-ended bootstrapped track-and-hold circuit via a second capacitor.
2. (canceled)
3. The differential bootstrapped track-and-hold circuit of claim 1,
wherein the first sampling switch of the first single-ended bootstrapped track-and-hold circuit is connected to receive a bootstrap signal from the first bootstrap driver, and
wherein the first dummy sampling switch of the first single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a plate of a bootstrap capacitor in the first bootstrap driver.
4. The differential bootstrapped track-and-hold circuit of claim 3,
wherein the second sampling switch of the second single-ended bootstrapped track-and-hold circuit is connected to receive a bootstrap signal from the second bootstrap driver, and
wherein the second dummy sampling switch of the second single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a plate of a bootstrap capacitor in the second bootstrap driver.
5. The differential bootstrapped track-and-hold circuit of claim 1,
wherein the first single-ended bootstrapped track-and-hold circuit includes a first cascode sampling switch connected in series with the first sampling switch and a first cascode dummy sampling switch connected in series with the first dummy sampling switch.
6. The differential bootstrapped track-and-hold circuit of claim 5,
wherein the first cascode sampling switch of the first single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a first plate of a first bootstrap capacitor in the first bootstrap driver, and
wherein the first cascode dummy sampling switch of the first single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a second plate of the first bootstrap capacitor in the first bootstrap driver.
7. The differential bootstrapped track-and-hold circuit of claim 5,
wherein the second single-ended bootstrapped track-and-hold circuit includes a second cascode sampling switch connected in series with the second sampling switch and a second cascode dummy sampling switch connected in series with the second dummy sampling switch.
8. The differential bootstrapped track-and-hold circuit of claim 7,
wherein the second cascode sampling switch of the second single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a first plate of a second bootstrap capacitor in the second bootstrap driver, and
wherein the second cascode dummy sampling switch of the second single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a second plate of the second bootstrap capacitor in the second bootstrap driver.
9. The differential bootstrapped track-and-hold circuit of claim 1,
wherein the first bootstrap driver includes a first bootstrap capacitor having a first plate connected to the first input terminal via a first transistor in the first bootstrap driver and having a second plate connected to the first sampling switch via a second transistor in the first bootstrap driver.
10. The differential bootstrapped track-and-hold circuit of claim 9,
wherein the second bootstrap driver includes a second bootstrap capacitor having a first plate connected to the second input terminal via a first transistor in the second bootstrap driver and having a second plate connected to the first sampling switch via a second transistor in the second bootstrap driver.
11. The differential bootstrapped track-and-hold circuit of claim 1,
wherein the first sampling switch, the first dummy sampling switch, the second sampling switch and the second dummy sampling switch are transistors.
12. The differential bootstrapped track-and-hold circuit of claim 1,
wherein the first sampling switch, the first dummy sampling switch, the second sampling switch and the second dummy sampling switch are NMOS transistors.
13. A differential bootstrapped track-and-hold circuit comprising:
a first single-ended bootstrapped track-and-hold circuit including
a first sampling transistor connected between a first input terminal and a first output terminal,
a first sampling capacitor connected to the first output terminal and ground, and
a first dummy sampling transistor connected between the first input terminal and a first dummy output terminal,
the first sampling transistor and the first dummy sampling transistor being controlled by a first bootstrap driver connected to the first input terminal; and
a second single-ended bootstrapped track-and-hold circuit including
a second sampling transistor connected between a second input terminal and a second output terminal,
a second sampling capacitor connected to the second output terminal and ground, and
a second dummy sampling transistor connected between the second input terminal and a second dummy output terminal,
the second sampling transistor and the second dummy sampling transistor being controlled by a second bootstrap driver connected to the second input terminal,
wherein the first dummy output terminal of the first single-ended bootstrapped track-and-hold circuit is connected to the second output terminal of the second single-ended bootstrapped track-and-hold circuit via a first capacitor and
the second dummy output terminal of the second single-ended bootstrapped track-and-hold circuit is connected to the first output terminal of the first single-ended bootstrapped track-and-hold circuit via a second capacitor to provide signals from the first and second dummy sampling transistors to compensate for charge injection errors at the first and second output terminals.
14. The differential bootstrapped track-and-hold circuit of claim 13,
wherein the first sampling transistor of the first single-ended bootstrapped track-and-hold circuit is connected to receive a bootstrap signal from the first bootstrap driver, and
wherein the first dummy sampling transistor of the first single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a plate of a bootstrap capacitor in the first bootstrap driver.
15. The differential bootstrapped track-and-hold circuit of claim 13,
wherein the first single-ended bootstrapped track-and-hold circuit includes a first cascode sampling transistor connected in series with the first sampling transistor and a first cascode dummy sampling transistor connected in series with the first dummy sampling transistor.
16. The differential bootstrapped track-and-hold circuit of claim 15,
wherein the first cascode sampling transistor of the first single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a first plate of a first bootstrap capacitor in the first bootstrap driver, and
wherein the first cascode dummy sampling transistor of the first single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a second plate of the first bootstrap capacitor in the first bootstrap driver.
17. The differential bootstrapped track-and-hold circuit of claim 15,
wherein the second single-ended bootstrapped track-and-hold circuit includes a second cascode sampling transistor connected in series with the second sampling transistor and a second cascode dummy sampling transistor connected in series with the second dummy sampling transistor.
18. The differential bootstrapped track-and-hold circuit of claim 13,
wherein the first bootstrap driver includes a first bootstrap capacitor having a first plate connected to the first input terminal via a first transistor in the first bootstrap driver and having a second plate connected to the first sampling transistor via a second transistor in the first bootstrap driver.
19. A differential bootstrapped track-and-hold circuit comprising:
a first single-ended bootstrapped track-and-hold circuit including
a first sampling transistor connected between a first input terminal and a first output terminal,
a first sampling capacitor between the first output terminal and ground, and
a first dummy sampling transistor connected between the first input terminal and a first dummy output terminal,
the first single-ended bootstrapped track-and-hold circuit further including a first bootstrap driver connected to the first input terminal and gates of the first sampling transistor and the first dummy sampling transistor; and
a second single-ended bootstrapped track-and-hold circuit including
a second sampling transistor connected between a second input terminal and a second output terminal,
a second sampling capacitor between the second output terminal and ground, and
a second dummy sampling transistor connected between the second input terminal and a second dummy output terminal,
the second single-ended bootstrapped track-and-hold circuit further including a second bootstrap driver connected to the second input terminal and gates of the second sampling transistor and the second dummy sampling transistor,
wherein the first dummy output terminal of the first single-ended bootstrapped track-and-hold circuit is connected to the second output terminal of the second single-ended bootstrapped track-and-hold circuit via a first capacitor and
the second dummy output terminal of the second single-ended bootstrapped track-and-hold circuit is connected to the first output terminal of the first single-ended bootstrapped track-and-hold circuit via a second capacitor to produce signals to compensate for charge injection errors at the first and second output terminals.
20. The differential bootstrapped track-and-hold circuit of claim 19,
wherein the gate of the first sampling transistor of the first single-ended bootstrapped track-and-hold circuit is connected to receive a bootstrap signal from the first bootstrap driver, and
wherein the gate of the first dummy sampling transistor of the first single-ended bootstrapped track-and-hold circuit is connected to receive a signal from a plate of a bootstrap capacitor in the first bootstrap driver.
US17/359,462 2021-06-25 2021-06-25 Differential bootstrapped track-and-hold circuit with cross-coupled dummy sampling switches Active US11533050B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US17/359,462 US11533050B1 (en) 2021-06-25 2021-06-25 Differential bootstrapped track-and-hold circuit with cross-coupled dummy sampling switches

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US17/359,462 US11533050B1 (en) 2021-06-25 2021-06-25 Differential bootstrapped track-and-hold circuit with cross-coupled dummy sampling switches

Publications (2)

Publication Number Publication Date
US11533050B1 US11533050B1 (en) 2022-12-20
US20220416785A1 true US20220416785A1 (en) 2022-12-29

Family

ID=84492717

Family Applications (1)

Application Number Title Priority Date Filing Date
US17/359,462 Active US11533050B1 (en) 2021-06-25 2021-06-25 Differential bootstrapped track-and-hold circuit with cross-coupled dummy sampling switches

Country Status (1)

Country Link
US (1) US11533050B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115865061B (en) * 2023-03-02 2023-05-12 康希通信科技（上海）有限公司 Auxiliary control circuit of radio frequency switch and logic conversion circuit of radio frequency switch

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8866541B2 (en) * 2012-04-20 2014-10-21 Analog Devices, Inc. Distortion cancellation in analog circuits
US10295572B1 (en) * 2018-04-12 2019-05-21 Nxp Usa, Inc. Voltage sampling switch
US11016524B2 (en) * 2019-10-18 2021-05-25 Ablic Inc. Analog switch

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7397284B1 (en) 2007-04-03 2008-07-08 Xilinx, Inc. Bootstrapped circuit
US8664979B2 (en) 2011-04-27 2014-03-04 Nxp B.V. Track and hold circuit using a bootstrapping circuit

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8866541B2 (en) * 2012-04-20 2014-10-21 Analog Devices, Inc. Distortion cancellation in analog circuits
US10295572B1 (en) * 2018-04-12 2019-05-21 Nxp Usa, Inc. Voltage sampling switch
US11016524B2 (en) * 2019-10-18 2021-05-25 Ablic Inc. Analog switch

Also Published As

Publication number Publication date
US11533050B1 (en) 2022-12-20

Similar Documents

Publication Publication Date Title
US20150091888A1 (en) Source driver of display device
US8183890B1 (en) Method and apparatus for sampling
JP2523998B2 (en) Comparator
US9813057B2 (en) Sampling circuit and sampling method
US11533050B1 (en) Differential bootstrapped track-and-hold circuit with cross-coupled dummy sampling switches
US7332941B2 (en) Analog switch circuit and sample-and-hold circuit including the same
EP0851434B1 (en) Sample hold circuit and semiconductor device having the same
US6628148B2 (en) Sample and hold circuit having a single control signal
US7403046B2 (en) Sample-and-hold circuits
CN110943726A (en) Multi-channel multi-stage parallel ultra-high-speed sample hold circuit
US6480128B1 (en) High-speed sample-and-hold circuit with gain
US6259316B1 (en) Low voltage buffer amplifier for high speed sample and hold applications
CN117278009A (en) Grid voltage bootstrapping switch circuit based on multichannel
CN112671407A (en) Grid voltage bootstrap switch circuit applied to ultra-low power consumption analog-to-digital converter
US7724081B2 (en) Amplifier front-end with low-noise level shift
US20050035821A1 (en) High speed, high resolution amplifier topology
US10454591B2 (en) Track and hold amplifiers
US8378727B2 (en) Bistable CML circuit
CN213693674U (en) Grid voltage bootstrap switch circuit applied to ultra-low power consumption analog-to-digital converter
CN114374388A (en) Two-step-established bootstrap sampling switch circuit and integrated circuit
JP2017112447A (en) Track and hold circuit
US11804806B2 (en) Charge-steering amplifier circuit and control method thereof
US7893729B2 (en) Voltage/current conversion circuit
US11689200B2 (en) Sampling switch circuits
JP2000132989A (en) Track hold circuit

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE