US20220059630A1 - Display device and method for manufacturing the same - Google Patents
Display device and method for manufacturing the same Download PDFInfo
- Publication number
- US20220059630A1 US20220059630A1 US17/317,695 US202117317695A US2022059630A1 US 20220059630 A1 US20220059630 A1 US 20220059630A1 US 202117317695 A US202117317695 A US 202117317695A US 2022059630 A1 US2022059630 A1 US 2022059630A1
- Authority
- US
- United States
- Prior art keywords
- pattern
- etch
- delaying
- layer
- insulation layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims description 66
- 238000004519 manufacturing process Methods 0.000 title claims description 12
- 238000009413 insulation Methods 0.000 claims abstract description 136
- 229910052751 metal Inorganic materials 0.000 claims abstract description 89
- 239000002184 metal Substances 0.000 claims abstract description 89
- 239000000758 substrate Substances 0.000 claims abstract description 17
- 239000000463 material Substances 0.000 claims abstract description 14
- 238000005530 etching Methods 0.000 claims description 67
- 239000003990 capacitor Substances 0.000 claims description 24
- 229920002120 photoresistant polymer Polymers 0.000 claims description 15
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims description 11
- 229910044991 metal oxide Inorganic materials 0.000 claims description 11
- 150000004706 metal oxides Chemical class 0.000 claims description 11
- 229910052750 molybdenum Inorganic materials 0.000 claims description 11
- 239000011733 molybdenum Substances 0.000 claims description 11
- 238000001312 dry etching Methods 0.000 claims description 9
- 229910052710 silicon Inorganic materials 0.000 claims description 9
- 239000010703 silicon Substances 0.000 claims description 9
- 238000001039 wet etching Methods 0.000 claims description 4
- 239000010410 layer Substances 0.000 description 250
- 238000005452 bending Methods 0.000 description 26
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 14
- 229910052814 silicon oxide Inorganic materials 0.000 description 14
- 229910052581 Si3N4 Inorganic materials 0.000 description 12
- 230000004888 barrier function Effects 0.000 description 12
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 12
- 239000013256 coordination polymer Substances 0.000 description 11
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 9
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 9
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 9
- 239000011777 magnesium Substances 0.000 description 8
- 230000002093 peripheral effect Effects 0.000 description 8
- 239000010936 titanium Substances 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 6
- 239000011651 chromium Substances 0.000 description 6
- 239000010949 copper Substances 0.000 description 6
- 239000010931 gold Substances 0.000 description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- 239000011347 resin Substances 0.000 description 6
- 229920005989 resin Polymers 0.000 description 6
- 239000004065 semiconductor Substances 0.000 description 6
- 239000010409 thin film Substances 0.000 description 6
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 6
- 229910000449 hafnium oxide Inorganic materials 0.000 description 5
- -1 polyethylene terephthalate Polymers 0.000 description 5
- 239000011787 zinc oxide Substances 0.000 description 5
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 238000005538 encapsulation Methods 0.000 description 4
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 4
- 239000012535 impurity Substances 0.000 description 4
- 229910010272 inorganic material Inorganic materials 0.000 description 4
- 239000011147 inorganic material Substances 0.000 description 4
- 229910052749 magnesium Inorganic materials 0.000 description 4
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 4
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 4
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 4
- 229920001721 polyimide Polymers 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- 238000003860 storage Methods 0.000 description 4
- 229910001936 tantalum oxide Inorganic materials 0.000 description 4
- 229910052719 titanium Inorganic materials 0.000 description 4
- 229910001928 zirconium oxide Inorganic materials 0.000 description 4
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- 229910021417 amorphous silicon Inorganic materials 0.000 description 3
- 229910052804 chromium Inorganic materials 0.000 description 3
- 150000001875 compounds Chemical class 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- KPUWHANPEXNPJT-UHFFFAOYSA-N disiloxane Chemical class [SiH3]O[SiH3] KPUWHANPEXNPJT-UHFFFAOYSA-N 0.000 description 3
- 239000003822 epoxy resin Substances 0.000 description 3
- 229910001195 gallium oxide Inorganic materials 0.000 description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 229910003437 indium oxide Inorganic materials 0.000 description 3
- PJXISJQVUVHSOJ-UHFFFAOYSA-N indium(iii) oxide Chemical compound [O-2].[O-2].[O-2].[In+3].[In+3] PJXISJQVUVHSOJ-UHFFFAOYSA-N 0.000 description 3
- 229910001092 metal group alloy Inorganic materials 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 229910052759 nickel Inorganic materials 0.000 description 3
- 150000004767 nitrides Chemical class 0.000 description 3
- 239000011368 organic material Substances 0.000 description 3
- 239000005011 phenolic resin Substances 0.000 description 3
- 229910052697 platinum Inorganic materials 0.000 description 3
- 229920006122 polyamide resin Polymers 0.000 description 3
- 229920000647 polyepoxide Polymers 0.000 description 3
- 239000009719 polyimide resin Substances 0.000 description 3
- 229920006254 polymer film Polymers 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 239000004332 silver Substances 0.000 description 3
- 229910001887 tin oxide Inorganic materials 0.000 description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 3
- 229910052721 tungsten Inorganic materials 0.000 description 3
- 239000010937 tungsten Substances 0.000 description 3
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- AJNVQOSZGJRYEI-UHFFFAOYSA-N digallium;oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[Ga+3].[Ga+3] AJNVQOSZGJRYEI-UHFFFAOYSA-N 0.000 description 2
- 229910052733 gallium Inorganic materials 0.000 description 2
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 2
- 238000002347 injection Methods 0.000 description 2
- 239000007924 injection Substances 0.000 description 2
- 239000012774 insulation material Substances 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- KYKLWYKWCAYAJY-UHFFFAOYSA-N oxotin;zinc Chemical compound [Zn].[Sn]=O KYKLWYKWCAYAJY-UHFFFAOYSA-N 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 239000002952 polymeric resin Substances 0.000 description 2
- 229920003002 synthetic resin Polymers 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- XOLBLPGZBRYERU-UHFFFAOYSA-N tin dioxide Chemical compound O=[Sn]=O XOLBLPGZBRYERU-UHFFFAOYSA-N 0.000 description 2
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 239000004695 Polyether sulfone Substances 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 229910006854 SnOx Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- VGLYDBMDZXTCJA-UHFFFAOYSA-N aluminum zinc oxygen(2-) tin(4+) Chemical compound [O-2].[Al+3].[Sn+4].[Zn+2] VGLYDBMDZXTCJA-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000004132 cross linking Methods 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- HRHKULZDDYWVBE-UHFFFAOYSA-N indium;oxozinc;tin Chemical compound [In].[Sn].[Zn]=O HRHKULZDDYWVBE-UHFFFAOYSA-N 0.000 description 1
- 238000007641 inkjet printing Methods 0.000 description 1
- 238000005224 laser annealing Methods 0.000 description 1
- PNHVEGMHOXTHMW-UHFFFAOYSA-N magnesium;zinc;oxygen(2-) Chemical compound [O-2].[O-2].[Mg+2].[Zn+2] PNHVEGMHOXTHMW-UHFFFAOYSA-N 0.000 description 1
- 229910001512 metal fluoride Inorganic materials 0.000 description 1
- 239000000178 monomer Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920001643 poly(ether ketone) Polymers 0.000 description 1
- 229920003207 poly(ethylene-2,6-naphthalate) Polymers 0.000 description 1
- 229920001230 polyarylate Polymers 0.000 description 1
- 229920000515 polycarbonate Polymers 0.000 description 1
- 239000004417 polycarbonate Substances 0.000 description 1
- 229920006393 polyether sulfone Polymers 0.000 description 1
- 239000011112 polyethylene naphthalate Substances 0.000 description 1
- 229920000139 polyethylene terephthalate Polymers 0.000 description 1
- 239000005020 polyethylene terephthalate Substances 0.000 description 1
- 229920000193 polymethacrylate Polymers 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- VSZWPYCFIRKVQL-UHFFFAOYSA-N selanylidenegallium;selenium Chemical compound [Se].[Se]=[Ga].[Se]=[Ga] VSZWPYCFIRKVQL-UHFFFAOYSA-N 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000007711 solidification Methods 0.000 description 1
- 230000008023 solidification Effects 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- JBQYATWDVHIOAR-UHFFFAOYSA-N tellanylidenegermanium Chemical compound [Te]=[Ge] JBQYATWDVHIOAR-UHFFFAOYSA-N 0.000 description 1
- 238000007738 vacuum evaporation Methods 0.000 description 1
- 239000011701 zinc Substances 0.000 description 1
- UPAJIVXVLIMMER-UHFFFAOYSA-N zinc oxygen(2-) zirconium(4+) Chemical compound [O-2].[O-2].[O-2].[Zn+2].[Zr+4] UPAJIVXVLIMMER-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/123—Connection of the pixel electrodes to the thin film transistors [TFT]
-
- H01L27/3248—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
-
- H01L51/56—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1216—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/124—Insulating layers formed between TFT elements and OLED elements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
- H10K71/20—Changing the shape of the active layer in the devices, e.g. patterning
- H10K71/231—Changing the shape of the active layer in the devices, e.g. patterning by etching of existing layers
- H10K71/233—Changing the shape of the active layer in the devices, e.g. patterning by etching of existing layers by photolithographic etching
-
- H01L2227/323—
-
- H01L2251/5338—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1251—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs comprising TFTs having a different architecture, e.g. top- and bottom gate TFTs
-
- H01L51/0097—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K2102/00—Constructional details relating to the organic devices covered by this subclass
- H10K2102/301—Details of OLEDs
- H10K2102/311—Flexible OLED
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/1201—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K77/00—Constructional details of devices covered by this subclass and not covered by groups H10K10/80, H10K30/80, H10K50/80 or H10K59/80
- H10K77/10—Substrates, e.g. flexible substrates
- H10K77/111—Flexible substrates
Definitions
- the present disclosure relates to a display device and a method for manufacturing a display device.
- An organic light-emitting display device may have superior characteristics as a display device compared to other types of display devices. For example, an organic light-emitting display device may display an image with a low power consumption without an additional light source, and may have a small thickness and a light weight.
- a display panel of an organic light-emitting display device may include a flexible base substrate including a polymeric material.
- a display panel including a flexible base substrate may be designed to have a bending area. Inorganic layers in the display panel may be removed in the bending area to prevent a crack due to a bending stress applied in the bending area.
- the present disclosure provides a display device, which may be manufactured using smaller masks.
- the present disclosure further provides a method for manufacturing the display device.
- a display device includes a substrate, an active pattern disposed on the substrate, a gate electrode overlapping the active pattern, an inorganic insulation layer covering the active pattern, a source metal pattern and an etch-delaying pattern.
- the source metal pattern includes a first portion that is disposed on the inorganic insulation layer, and a second portion that passes through the inorganic insulation layer and electrically contacts the active pattern.
- the etch-delaying pattern is disposed between the active pattern and the first portion of the source metal pattern, contacts the second portion of the source metal pattern, and includes a different material from the inorganic insulation layer.
- the second portion of the source metal pattern may pass through the etch-delaying pattern.
- the etch-delaying pattern may include a metal.
- the etch-delaying pattern may include at least molybdenum.
- the etch-delaying pattern may be disposed in a same layer as the gate electrode.
- the display device may further include a capacitor electrode pattern that overlaps the gate electrode.
- the etch-delaying pattern may be disposed in a same layer as the capacitor electrode pattern.
- the active pattern may include silicon.
- the active pattern may include a metal oxide.
- the display device may further include an inorganic insulation layer that is disposed between the etch-delaying pattern and the first portion of the source metal pattern.
- a method for manufacturing a display device is provided.
- an active pattern is formed on a substrate.
- a lower inorganic layer is formed on the active pattern.
- An etch-delaying pattern is formed on the lower inorganic layer. The etch-delaying pattern overlaps the active pattern.
- An upper inorganic layer is formed on the etch-delaying pattern.
- a photoresist pattern including a first opening is formed on the upper inorganic layer. The first opening overlaps the etch-delaying pattern.
- the upper inorganic layer is removed in a first etching area that overlaps the first opening.
- the etch-delaying pattern is removed in the first etching area.
- the lower inorganic layer is removed in the first etching area to expose the active pattern.
- a source metal pattern that includes a first portion and a second portion may be formed.
- the first portion may be disposed on the upper inorganic layer, and the second portion may contact the active pattern.
- the upper inorganic layer and at least a portion of the etch-delaying pattern may be removed by a first dry-etching process.
- a remaining portion of the etch-delaying pattern may be removed by a wet-etching process.
- the lower inorganic layer may be removed by a second dry-etching process.
- a gate electrode may be formed on the lower inorganic layer.
- the gate electrode may overlap the active pattern.
- the etch-delaying pattern may be disposed in a same layer as the gate electrode.
- a capacitor electrode pattern that overlaps the gate electrode may be formed.
- the etch-delaying pattern may be disposed in a same layer as the capacitor electrode pattern.
- the photoresist pattern may further include a second opening that does not overlap the etch-delaying pattern.
- the upper inorganic layer and the lower inorganic layer in a second etching area and the upper inorganic layer in the first etching area may be removed simultaneously.
- the active pattern may include silicon.
- the active pattern may include a metal oxide.
- an etch-delaying pattern may be used when a plurality of areas are etched with different etching depths.
- a damage to an element disposed under the etch-delaying pattern may be prevented.
- the etching process(es) may be performed with a single mask so that a manufacturing efficiency may be increased.
- FIG. 1 is a cross-sectional view illustrating a display device according to an embodiment.
- FIG. 2 is a plan view illustrating a display device according to an embodiment.
- FIG. 3 , FIG. 4 , FIG. 5 , FIG. 6 , FIG. 7 , FIG. 8 , FIG. 9 , FIG. 10 , FIG. 11 , FIG. 12 , and FIG. 13 are cross-sectional views illustrating a method for manufacturing a display device according to an embodiment.
- FIG. 14 is a circuit diagram illustrating a pixel unit of a display device according to an embodiment.
- FIG. 15 is a plan view illustrating a pixel unit of a display device according to an embodiment.
- FIG. 16 is a cross-sectional view illustrating a display device according to another embodiment.
- FIG. 17 , FIG. 18 , FIG. 19 , FIG. 20 , FIG. 21 , and FIG. 22 are cross-sectional views illustrating a method for manufacturing a display device according to an embodiment.
- FIG. 1 is a cross-sectional view illustrating a display device according to an embodiment.
- FIG. 2 is a plan view illustrating a display device according to an embodiment.
- FIG. 2 may show an unfolded state of the display device to illustrate a bending area and a connection area in the plan view.
- a display device 100 includes a display area DA and a peripheral area PA adjacent to the display area DA.
- the display area DA may include a plurality of pixel areas PX.
- a light-emitting element and a driving element that is electrically connected to the light-emitting element may be disposed in each of the pixel areas PX.
- the peripheral area PA may surround at least a portion of the display area DA.
- the display device 100 may further include a bending area BA and a connection area CA.
- the bending area BA may extend from a side of the peripheral area PA, and may bend downwardly.
- the connection area CA may extend from the bending area BA to be disposed under the display area DA and/or the peripheral area PA in a thickness direction of the display device 100 . Referring to FIG. 2 , in an unfolded state of the display device 100 , the bending area BA may be disposed between the display area DA and the connection area CA.
- connection area CA may be electrically connected to a driving device (not shown).
- a plurality of connection pads PD may be disposed in the connection area CA.
- the connection pads PD may receive a driving signal or a power voltage from the driving device.
- the connection pads PD may be electrically connected to transfer wirings TL disposed in the bending area BA and the peripheral area PA.
- the transfer wirings TL may transfer the driving signal or the power voltage to the pixel areas PX in the display area DA.
- the transfer wirings TL may transfer the driving signal to a driving circuit (not shown) disposed in the peripheral area PA.
- FIGS. 3, 4, 5, 6, 7, 8, 9, 10, 11, 12 and 13 are cross-sectional views illustrating a method for manufacturing a display device according to an embodiment.
- FIGS. 3, 5, 7, 8, 11 and 13 may illustrate a portion of a pixel area PX of the display device 100 shown in FIGS. 1 and 2 .
- FIGS. 4, 6, 9, 10 and 12 may illustrate a cross-sectional view of the bending area BA of the display device 100 taken along the line I-I′ of FIG. 2 .
- a barrier layer 112 and a buffer layer 114 are formed on a base substrate 110 in the pixel area PX.
- the base substrate 110 may include at least one polymer film.
- the polymer film may include polyethylene terephthalate, polyethylene naphthalate, polyether ketone, polycarbonate, polyarylate, polyether sulfone, polyimide, or any combination thereof.
- the base substrate 110 may include at least two polymer films and an inorganic barrier layer disposed therebetween.
- the barrier layer 112 and the buffer layer 114 may include an inorganic material.
- each of the barrier layer 112 and the buffer layer 114 may include silicon oxide, silicon nitride, silicon oxynitride, or any combination thereof, and may have a single-layered structure or a multi-layered structure.
- the barrier layer 112 may include silicon oxide
- the buffer layer 114 may have a stacked structure of a lower layer that includes silicon nitride and an upper layer that includes silicon oxide.
- An active pattern AP and a first insulation layer 120 covering the active pattern AP are formed on the buffer layer 114 .
- a first gate metal pattern that includes a gate electrode GE and an etch-delaying pattern EDP is formed on the first insulation layer 120 .
- the active pattern AP may include multi-crystalline silicon (polysilicon).
- polysilicon multi-crystalline silicon
- an amorphous silicon layer may be formed on the buffer layer 114 and crystallized to form a polysilicon layer.
- the amorphous silicon layer may be formed through sputtering, low-pressure chemical vapor deposition (LPCVD), plasma-enhanced chemical vapor deposition (PECVD), or the like.
- LPCVD low-pressure chemical vapor deposition
- PECVD plasma-enhanced chemical vapor deposition
- the amorphous silicon layer may be crystallized through excimer laser annealing (ELA), sequential lateral solidification (SLS), or the like.
- the polysilicon layer may be patterned by a photolithography or the like to form a semiconductor pattern that corresponds to the active pattern AP.
- the semiconductor pattern may be doped with impurities.
- the semiconductor pattern may be doped with p-type impurities such as boron or the like.
- the present disclosure is not limited thereto.
- the semiconductor pattern may be doped with n-type impurities such as phosphor, arsenic, or the like.
- the semiconductor may have different concentrations of the n-type impurities in different portions.
- the first insulation layer 120 may include an inorganic material, and may have a single-layered structure or a multi-layered structure.
- the first insulation layer 120 may include silicon oxide, silicon nitride, silicon oxynitride, or any combination thereof.
- the first insulation layer 120 may include an insulating metal oxide such as aluminum oxide, tantalum oxide, hafnium oxide, zirconium oxide, titanium oxide, or any combination thereof.
- the first insulation layer 120 may include silicon oxide.
- the first insulation layer 120 may be referred to as a first gate insulation layer.
- a first gate metal layer is formed on the first insulation layer 120 and patterned to form the first gate metal pattern that includes the gate electrode GE and the etch-delaying pattern EDP.
- the gate electrode GE and the etch-delaying pattern EDP may overlap the active pattern AP.
- the etch-delaying pattern EDP may include a plurality of patterns spaced apart from each other.
- a second insulation layer 130 is formed on the first gate metal pattern and the first insulation layer 120 .
- a second gate metal layer is formed on the second insulation layer 130 and patterned to form a second gate metal pattern that includes a capacitor electrode pattern CP.
- a third insulation layer 140 is formed on the second gate metal pattern and the second insulation layer 130 .
- Each of the first and second gate metal patterns may include a metal, a metal alloy, a metal nitride, a conductive metal oxide, or the like.
- each of the first and second gate metal layers may include gold (Au), silver (Ag), aluminum (Al), copper (Cu), nickel (Ni), platinum (Pt), magnesium (Mg), chromium (Cr), tungsten (W), molybdenum (Mo), titanium (Ti), tantalum (Ta), or an alloy thereof, and may have a single-layered structure or a multi-layered structure including different metal layers.
- each of the first and second gate metal patterns may have a single-layered structure including molybdenum, or may have a multi-layered structure including a molybdenum layer.
- the capacitor electrode pattern CP may correspond to a capacitor electrode of a storage capacitor (e.g., the storage capacitor CST of FIG. 14 ).
- the second gate metal pattern may further include signal wirings that transfer an initialization signal, a shielding pattern, or the like.
- each of the second and third insulation layers 130 and 140 may include an inorganic material, and may have a single-layered structure or a multi-layered structure.
- each of the second and third insulation layers 130 and 140 may include silicon oxide, silicon nitride, silicon oxynitride, or any combination thereof.
- each of the second and third insulation layers 130 and 140 may include an insulating metal oxide such as aluminum oxide, tantalum oxide, hafnium oxide, zirconium oxide, titanium oxide, or any combination thereof.
- the second insulation layer 130 may include silicon nitride
- the third insulation layer 140 may have a stacked structure of a lower layer that includes silicon oxide and an upper layer that includes silicon nitride.
- the second insulation layer 130 may be referred to as a first interlayer insulation layer
- the third insulation layer 140 may be referred to as a second interlayer insulation layer.
- a photoresist pattern PR 1 is formed on the third insulation layer 140 .
- the photoresist pattern PR 1 may include a first opening OP 1 that overlaps the etch-delaying pattern EDP. Thus, an upper surface of the third insulation layer 140 may be exposed through the first opening OP 1 .
- FIG. 4 illustrates a cross-sectional view of FIG. 2 taken along the line I-I′.
- the barrier layer 112 , the buffer layer 114 , the first insulation layer 120 , the second insulation layer 130 , and the third insulation layer 140 may be disposed in the bending area BA.
- the barrier layer 112 , the buffer layer 114 , the first insulation layer 120 , the second insulation layer 130 , and the third insulation layer 140 may extend from the display area DA of the display device 100 .
- the bending area BA may be disposed between the peripheral area PA and the connection area CA.
- the photoresist pattern PR 1 may not be disposed in the bending area BA.
- the photoresist pattern PR 1 may include a second opening OP 2 that overlaps the bending area BA.
- an upper surface of the third insulation layer 140 may be exposed in the bending area BA.
- inorganic layers disposed in the pixel area PX and the bending area BA are etched by a first etching process using the photoresist pattern PR 1 as a mask.
- the first etching process may be a dry-etching process.
- An etching depth of the inorganic layers may be properly adjusted as desired. As shown in FIG. 6 , the third insulation layer 140 , the second insulation layer 130 , the first insulation layer 120 , and the buffer layer 114 may be entirely removed in the bending area BA, and the barrier layer 112 may be partially removed in the bending area BA. However, the present disclosure is not limited thereto. The removal of the inorganic layers may vary depending on thicknesses of the inorganic layers and the etching depth.
- a sum of thicknesses of the removed inorganic layers in the bending area BA may be about 5 , 000 A to about 15 , 000 A.
- the etching depth may be adjusted depending on an etching depth of a second etching process that follows the first etching process.
- a thickness of the barrier layer 112 that remains in the bending area BA after the first etching process may be similar to a thickness of the first insulation layer 120 .
- the inorganic layers overlapping the first opening OP 1 may be etched in the pixel area PX by the first etching process.
- the third insulation layer 140 and the second insulation layer 130 may be etched in an area overlapping the first opening OP 1 .
- at least a portion of the etch-delaying pattern EDP may be etched or removed by the first etching process.
- the etch-delaying pattern EDP may include a different material from the inorganic layers, for example, a metal. Thus, the etch-delaying pattern EDP may have a different etching rate from the inorganic layers.
- the etch-delaying pattern EDP may include molybdenum. In the dry-etching process according to an embodiment, an etching selectivity (or an etching ratio) of silicon oxide to molybdenum may be about 4 , and an etching selectivity of silicon nitride to molybdenum may be about 7. Thus, the etch-delaying pattern EDP may reduce an etching depth in an area where the etch-delaying pattern EDP is disposed.
- the etch-delaying pattern EDP may remain at the end of the first etching process.
- the first insulation layer 120 that is disposed under the etch-delaying pattern EDP may not be etched by the first etching process.
- an area overlapping the first opening OP 1 (or the etch-delaying pattern EDP) may be referred to as a first etching area, and an area overlapping the second opening OP 2 may be referred to as a second etching area.
- a portion of the etch-delaying pattern EDP that remains in the area overlapping the first opening OP 1 after the first etching process is removed to expose the first insulation layer 120 thereunder.
- the etch-delaying pattern EDP may be removed by a wet-etching process.
- Various etching compositions may be used for etching the etch-delaying pattern EDP depending on a material of the etch-delaying pattern EDP.
- the inorganic layers disposed in the pixel area PX and the bending area BA are etched second time by a second etching process using the photoresist pattern PR 1 as a mask.
- the second etching process may be a dry-etching process.
- the barrier layer 112 may be removed in the bending area BA to expose an upper surface of the base substrate 110 .
- the first insulation layer 120 overlapping the first opening OP 1 may also be removed in the pixel area PX to form a contact hole CH to expose a portion of the active pattern AP.
- a thickness of the barrier layer 112 that is removed in the bending area BA in the second etching process may be similar to a thickness of the first insulation layer 120 that is removed in the pixel area PX by the second etching process.
- over-etching of the active pattern AP in the second etching process may be minimized to prevent a damage to the active pattern AP.
- the insulation layer etched in the first etching process may be referred to as an upper inorganic layer
- the insulation layer etched in the second etching process may be referred to as a lower inorganic layer.
- the photoresist pattern PR 1 is removed, and a filling member FL may be formed on the base substrate 110 in the bending area BA.
- the filling member FL may include an organic material such as a phenol resin, an acryl resin, a polyimide resin, a polyamide resin, a siloxane resin, an epoxy resin, or the like.
- the source metal pattern includes a source pattern SP and a drain pattern DP that pass through the corresponding contact hole in the pixel area PX to electrically contact source and drain regions of the active pattern AP, respectively.
- the source pattern SP may be a power wiring that transfers a power voltage.
- the present disclosure is not limited thereto.
- the source pattern SP may be a data line that transfers a data signal or a connection pattern that transfers other signals.
- At least one of the source pattern SP and the drain pattern DP may contact the etch-delaying pattern EDP.
- the source pattern SP and the drain pattern DP may pass through the etch-delaying pattern EDP to electrically contact the active pattern AP.
- the etch-delaying pattern EDP may have a shape surrounding a contact portion of the source metal pattern in a plan view.
- the source pattern SP may include a first portion SPa that is disposed on the third insulation layer 140 and extends in a horizontal direction, and a second portion SPb that passes through the third insulation layer 140 , the second insulation layer 130 , and the first insulation layer 120 to electrically contact the active pattern AP.
- the etch-delaying pattern EDP may contact the second portion SPb.
- the drain pattern SP may include a first portion that is disposed on the third insulation layer 140 and extends in a horizontal direction, and a second portion that passes through the third insulation layer 140 , the second insulation layer 130 , and the first insulation layer 120 to electrically contact the active pattern AP.
- the source metal pattern may further include a transfer wiring TL that is disposed in the bending area BA.
- the transfer wiring TL may extend into the peripheral area PA from the connection area CA.
- the transfer wiring TL may be disposed on the filling member FL.
- the present disclosure is not limited thereto.
- the display device 100 may not include the filling member FL, and may include the transfer wiring TL contacting the base substrate 110 .
- a source metal layer is formed on the third insulation layer 140 and patterned to form the source metal pattern.
- the source metal pattern may include a metal, a metal alloy, a metal nitride, a conductive metal oxide, or the like.
- the source metal pattern may include gold (Au), silver (Ag), aluminum (Al), copper (Cu), nickel (Ni), platinum (Pt), magnesium (Mg), chromium (Cr), tungsten (W), molybdenum (Mo), titanium (Ti), tantalum (Ta), or an alloy thereof, and may have a single-layered structure or a multi-layered structure including different metal layers.
- a fourth insulation layer 150 is formed to cover the source metal pattern.
- the fourth insulation layer 150 may include an organic material such as a phenol resin, an acryl resin, a polyimide resin, a polyamide resin, a siloxane resin, an epoxy resin, or the like.
- the fourth insulation layer 150 may be referred to as a via insulation layer or an organic insulation layer.
- a first electrode EL 1 of an organic light-emitting diode 200 and a pixel-defining layer PDL are formed on the fourth insulation layer 150 .
- the first electrode EL 1 may correspond to an anode of the organic light-emitting diode 200 .
- the first electrode EL 1 may be formed as a transmissive electrode or a reflective electrode according to an emission type of the display device 100 .
- the first electrode EL 1 may include indium tin oxide, indium zinc oxide, zinc tin oxide, indium oxide, zinc oxide, tin oxide, or the like.
- the first electrode EL 1 may include gold (Au), silver (Ag), aluminum (Al), copper (Cu), nickel (Ni), platinum (Pt), magnesium (Mg), chromium (Cr), tungsten (W), molybdenum (Mo), titanium (Ti), or any combination thereof, and may have a stacked structure including a material that may be used for the transmissive electrode.
- the pixel-defining layer PDL includes an opening that exposes a portion of the first electrode EL 1 .
- the pixel-defining layer PDL may include an organic insulation material.
- the organic light-emitting layer OL is formed on the first electrode EL 1 .
- the organic light-emitting layer OL may include at least an emission layer, and may further include at least one of a hole injection layer (HIL), a hole transporting layer (HTL), an electron transporting layer (ETL), and an electron injection layer (EIL).
- HIL hole injection layer
- HTL hole transporting layer
- ETL electron transporting layer
- EIL electron injection layer
- the organic light-emitting layer OL may emit a red light, a green light, or a blue light. In another embodiment, the organic light-emitting layer OL may emit a white light.
- the organic light-emitting layer OL emitting a white light may have a multi-layer structure including a red light-emitting layer, a green light-emitting layer, and a blue light-emitting layer, or a single-layer structure including a mixture of a red light-emitting material, a green light-emitting material, and a blue light-emitting material.
- the organic light-emitting layer OL may be formed by screen printing, inkjet printing, vacuum evaporation, or the like.
- a second electrode EL 2 is formed on the organic light-emitting layer OL.
- the second electrode EL 2 may correspond to a cathode of the organic light-emitting diode 200 .
- the second electrode EL 2 may be formed as a transmissive electrode or a reflective electrode according to an emission type of the display device 100 .
- the second electrode EL 2 may include a metal, a metal alloy, a metal nitride, a metal fluoride, a conductive metal oxide, or any combination thereof.
- the second electrode EL 2 may be formed as a common layer extending continuously over a plurality of the pixel areas PX.
- a capping layer and/or a blocking layer may be further formed on the second electrode EL 2 .
- An encapsulation layer EN may be formed on the organic light-emitting diode 200 .
- the encapsulation layer EN may have a stacked structure of an inorganic thin film and an organic thin film.
- the organic thin film may include a cured polymer resin such as poly(meth)acrylate, or the like.
- the cured polymer resin may be formed by cross-linking reaction of monomers.
- the inorganic thin films may include silicon oxide, silicon nitride, silicon oxynitride, aluminum oxide, tantalum oxide, hafnium oxide, zirconium oxide, titanium oxide, or any combination thereof.
- the etch-delaying pattern EDP may be used when a plurality of areas (e.g., the first etching area and the second etching area) are etched with different etching depths. Thus, a damage to an element that is disposed under the etch-delaying pattern EDP may be prevented. Furthermore, the above-described etching process(es) may be performed with a single mask so that a manufacturing efficiency of the display device 100 may be increased.
- FIG. 14 is a circuit diagram illustrating the pixel unit PX of the display device 100 according to an embodiment.
- FIG. 15 is a plan view illustrating the pixel unit PX of the display device 100 according to an embodiment.
- the pixel unit PX of the display device 100 may include a first transistor TR 1 , a second transistor TR 2 , third transistors TR 3 _ 1 and TR 3 _ 2 , fourth transistors TR 4 _ 1 and TR 4 _ 2 , a fifth transistor TRS, a sixth transistor TR 6 , a seventh transistor TR 7 , an organic light-emitting diode OLED, the active pattern AP, the gate electrode GE, a first scan line SL 1 , a second scan line SL 2 , a third scan line SL 3 , the etch-delaying pattern EDP, the capacitor electrode pattern CP, a shielding pattern SDP, an initialization voltage wiring Vint, a data line DL, and a power wiring PL.
- the first scan line SL 1 may transfer a scan signal GW to the second transistor TR 2 and the third transistors TR 3 _ 1 and TR 3 _ 2 .
- portions of the active pattern AP that overlap the first scan line SL 1 may correspond to channels of the second transistor TR 2 and the third transistors TR 3 _ 1 and TR 3 _ 2 .
- the second scan line SL 2 may transfer a data initialization signal GI and a diode initialization signal GB to the fourth transistors TR 4 _ 1 and TR 4 _ 2 and the seventh transistor TR 7 , respectively. Portions of the active pattern AP that overlap the second scan line SL 2 may correspond to channels of the fourth transistors TR 4 _ 1 and TR 4 _ 2 and the seventh transistor TR 7 .
- the third scan line SL 3 may transfer an emission control signal EM to the fifth transistors TR 5 and the sixth transistor TR 6 . Portions of the active pattern AP that overlap the third scan line SL 3 may correspond to channels of the fifth transistors TR 5 and the sixth transistor TR 6 .
- a portion of the active pattern AP that overlaps the gate electrode GE may correspond to a channel of the first transistor TR 1 .
- the gate electrode GE may be electrically connected to a portion of the active pattern AP that corresponds to an output terminal of the fourth transistors TR 4 _ 1 and TR 4 _ 2 , through a first connection wiring CL 1 .
- the first to third scan lines SL 1 , SL 2 , and SL 3 may extend in a first direction D 1 .
- the gate electrode GE and the first to third scan lines SL 1 , SL 2 , and SL 3 may be disposed in the same layer.
- the gate electrode GE and the first to third scan lines SL 1 , SL 2 , and SL 3 may be referred to as the first gate metal pattern.
- the present disclosure is not limited thereto.
- at least one of the gate electrode GE and the first to third scan lines SL 1 , SL 2 , and SL 3 may be disposed in a different layer from others.
- the capacitor electrode pattern CP may be electrically connected to the power wiring PL to receive a high power voltage ELVDD.
- the capacitor electrode pattern CP may overlap the gate electrode GE to form a storage capacitor CST.
- the capacitor electrode pattern CP may be disposed on the gate electrode GE and may include an opening OP that overlaps the gate electrode GE.
- the first connection wiring CL 1 may electrically contact the gate electrode GE through the opening OP.
- the shielding pattern SDP may overlap the active pattern AP between the channels of the third transistors TR 3 _ 1 and TR 3 _ 2 .
- the shielding pattern SDP may be electrically connected to the power wiring PL to receive the high power voltage ELVDD.
- the initialization voltage wiring Vint may transfer an initialization voltage VINT to the fourth transistors TR 4 _ 1 and TR 4 _ 2 .
- the capacitor electrode pattern CP, the shielding pattern SDP, and the initialization voltage wiring Vint may be disposed in the same layer.
- the capacitor electrode pattern CP, the shielding pattern SDP, and the initialization voltage wiring Vint may be referred to as the second gate metal pattern.
- the present disclosure is not limited thereto.
- at least one of the capacitor electrode pattern CP, the shielding pattern SDP, and the initialization voltage wiring Vint may be disposed in a different layer from others.
- the data line DL may transfer a data signal DATA.
- the data line DL may be electrically connected to the active pattern AP to transfer the data signal DATA to the second transistor TR 2 .
- the power wiring PL may transfer the high power voltage ELVDD.
- the power wiring PL may be electrically connected to the active pattern AP to transfer the high power voltage ELVDD to the fifth transistor TRS.
- the data line DL and the power wiring PL may extend in a second direction D 2 that crosses the first direction Dl.
- the first connection wiring CL 1 , the data line DL, and the power wiring PL may be disposed in the same layer.
- the first connection wiring CL 1 , the data line DL, and the power wiring PL may be referred to as a first source metal pattern.
- the first source metal pattern may further include a second connection wiring CL 2 and a third connection wiring CL 3 .
- the second connection wiring CL 2 may electrically connect the sixth transistor TR 6 to a first electrode of the organic light-emitting diode OLED.
- a second electrode of the organic light-emitting diode OLED may be connected to a low power voltage ELVSS.
- the third connection wiring CL 3 may electrically connect the initialization voltage wiring Vint to the active pattern AP.
- the present disclosure is not limited thereto.
- the first transistor TR 1 receives the data signal DATA according to a switching operation of the second transistor TR 1 and provides a driving current ID to the organic light-emitting diode OLED, and the organic light-emitting diode OLED emits light according to the driving current ID that flows through the first transistor TR 1 .
- the storage capacitor CST may serve to constantly maintain a data voltage applied to the gate electrode GE of the first transistor T 1 .
- the pixel unit PX of the display device 100 may further include another active layer and/or another metal layer in addition to the active pattern AP, the first gate metal pattern, the second gate metal pattern, and the first source metal pattern.
- the etch-delaying pattern EDP may be disposed in an area where the source metal pattern electrically contacts the active pattern AP.
- the etch-delaying pattern EDP may be disposed between the source metal pattern and the active pattern AP.
- the display device 100 may include a plurality of the etch-delaying patterns EDP.
- the etch-delaying pattern EDP may be disposed between the data line DL and the active pattern, between the power wiring PL and the active pattern AP, or between the first to third connection wirings CL 1 , CL 2 and CL 3 and the active pattern AP.
- the source metal patter may pass through the etch-delaying pattern EDP to electrically contact the active pattern AP.
- the etch-delaying pattern EDP may be disposed in the same layer as the gate electrode GE. In this case, the etch-delaying pattern EDP may be included in the first gate metal pattern.
- the etch-delaying pattern EDP may have various shapes.
- the etch-delaying pattern EDP may have a rectangular shape, a triangular shape, a circular shape, or the like, in a plan view.
- FIG. 16 is a cross-sectional view illustrating a display device according to another embodiment.
- the display device includes an etch-delaying pattern EDP′ that overlaps an active pattern AP and a source metal pattern.
- the etch-delaying pattern EDP′ is disposed on an inorganic insulation layer that covers the active pattern AP.
- the source metal pattern may contact the etch-delaying pattern EDP′.
- the source metal pattern may be disposed on the etch-delaying pattern EDP′ and may pass through the etch-delaying pattern EDP′ to electrically contact the active pattern AP.
- the source metal pattern may include a source pattern SP and a drain pattern DP that are spaced apart from each other.
- the etch-delaying pattern EDP′ may be each disposed between a first portion SPa of the source pattern SP and the active pattern AP and between a first portion of drain pattern DP and the active pattern AP.
- a second portion SPb of the source pattern SP may pass through the etch-delaying pattern EDP′ to contact the active pattern AP.
- the etch-delaying pattern EDP′ may be disposed in the same layer as a capacitor electrode pattern CP disposed on a gate electrode GE.
- the etch-delaying pattern EDP′ may be disposed in a layer different from the gate electrode GE.
- a first insulation layer 120 and a second insulation layer 130 may be disposed between the etch-delaying pattern EDP′ and the active pattern AP.
- a third insulation layer 140 may be disposed between the etch-delaying pattern EDP′ and the source metal pattern.
- FIGS. 17, 18, 19, 20, 21 and 22 are cross-sectional views illustrating a method for manufacturing a display device according to an embodiment.
- a barrier layer 112 and a buffer layer 114 are formed on a base substrate 110 in a pixel area PX.
- a first active pattern AP 1 and a first insulation layer 120 covering the first active pattern AP 1 are formed on the buffer layer 114 .
- a first gate metal pattern including a first gate electrode GE 1 is formed on the first insulation layer 120 .
- the first active pattern AP 1 may include multi-crystalline silicon (polysilicon).
- a first gate metal layer is formed on the first insulation layer 120 , and patterned to form the first gate metal pattern including the first gate electrode GE 1 .
- a second insulation layer 132 is formed on the first gate metal pattern.
- a second gate metal layer is formed on the second insulation layer 132 , and patterned to form a second gate metal pattern including a capacitor electrode pattern CP.
- the second gate metal pattern may further include a bottom gate pattern BP.
- the bottom gate pattern BP may overlap a second active pattern AP 2 disposed thereon.
- the bottom gate pattern BP may block a light incident on a lower surface of the second active pattern AP 2 to prevent characteristic variance of a driving element including the second active pattern AP 2 .
- the bottom gate pattern BP may receive the same gate signal applied to a second gate electrode GE 2 .
- a third insulation layer 134 is formed on the second gate metal pattern.
- the second active pattern AP 2 , a fourth insulation layer 136 covering the second active pattern AP 2 , a third gate metal pattern formed on the fourth insulation layer 136 , and a fifth insulation layer 142 covering the third gate metal pattern are formed on the third insulation layer 134 .
- the second active pattern AP 2 may include a metal oxide semiconductor.
- the second active pattern AP 2 may include a binary compound (AB x ), ternary compound (AB x C y ) or a quaternary compound (AB x C y D z ) that contains indium (In), zinc (Zn), gallium (Ga), tin (Sn), titanium (Ti), aluminum (Al), hafnium (Hf), zirconium (Zr), and/or magnesium (Mg).
- the second active pattern AP 2 may include zinc oxide (ZnO x ), gallium oxide (GaO x ), titanium oxide (TiO x ), tin oxide (SnO x ), indium oxide (InO x ) indium-gallium oxide (IGO), indium-zinc oxide (IZO), indium tin oxide (ITO), gallium zinc oxide (GZO), zinc magnesium oxide (ZMO), zinc tin oxide (ZTO), zinc zirconium oxide (Z n Zr x O y ), indium-gallium-zinc oxide (IGZO), indium-zinc-tin oxide (IZTO), indium-gallium-hafnium oxide (IGHO), tin-aluminum-zinc oxide (TAZO), indium-gallium-tin oxide (IGTO), or the like.
- the third gate metal pattern includes the second gate electrode GE 2 that overlaps the second active pattern AP 2 .
- the third gate metal pattern may include the same material as the first gate metal pattern and/or the second gate metal pattern.
- the third gate metal pattern further includes an etch-delaying pattern EDP′′.
- the etch-delaying pattern EDP′′ overlaps the second active pattern AP 2 .
- the etch-delaying pattern EDP′′ may be spaced apart from the second gate electrode GE 2 with the fourth insulation layer 136 interposed therebetween.
- Each of the first insulation layer 120 , the second insulation layer 132 , the third insulation layer 134 , the fourth insulation layer 136 , and the fifth insulation layer 142 may include an inorganic material, and may have a single-layered structure or a multi-layered structure.
- each of the first insulation layer 120 , the second insulation layer 132 , the third insulation layer 134 , the fourth insulation layer 136 , and the fifth insulation layer 142 may include silicon oxide, silicon nitride, silicon oxynitride, or any combination thereof.
- each of the first insulation layer 120 , the second insulation layer 132 , the third insulation layer 134 , the fourth insulation layer 136 , and the fifth insulation layer 142 may include an insulating metal oxide such as aluminum oxide, tantalum oxide, hafnium oxide, zirconium oxide, titanium oxide, or any combination thereof.
- the first insulation layer 120 may include silicon oxide.
- the second insulation layer 132 may include silicon nitride.
- the third insulation layer 134 may have a stacked structure of a lower layer that includes silicon nitride and an upper layer that includes silicon oxide.
- the fourth insulation layer 136 may include silicon oxide.
- the fifth insulation layer 142 may have a stacked structure of a lower layer that includes silicon oxide and an upper layer that includes silicon nitride.
- a photoresist pattern PR 1 ′ is formed on the fifth insulation layer 142 .
- the photoresist pattern PR 1 ′ may include a first opening OP 1 ′ that overlaps the etch-delaying pattern EDP′′ and a second opening OP 2 ′ that overlaps the first active pattern AP 1 .
- An upper surface of the fifth insulation layer 142 may be exposed through the first opening OP 1 ′ and the second opening OP 2 ′.
- the inorganic layers overlapping the first opening OP 1 ′ and the second opening OP 2 ′ are etched by a first etching process using the photoresist pattern PR 1 ′ as a mask.
- the first etching process may be a dry-etching process.
- An etching depth of the inorganic layers may be properly adjusted as desired.
- the fifth insulation layer 142 , the fourth insulation layer 136 , the third insulation layer 134 , and the second insulation layer 132 may be removed in an area overlapping the second opening OP 2 ′.
- the removed inorganic layers may be varied depending on thicknesses of the inorganic layers and the etching depth. For example, a portion of the first insulation layer 120 may be further removed in the area overlapping the second opening OP 2 ′, or at least a portion of the second insulation layer 132 may remain in the area that overlaps the second opening OP 2 ′.
- the etching depth may be adjusted depending on an etching depth of a second etching process that follows the first etching process.
- a thickness of the inorganic layers remaining in the area overlapping the second opening OP 2 ′ after the first etching process may be similar to a thickness of the fourth insulation layer 136 .
- the inorganic layers may be etched in an area overlapping the first opening OP 1 ′.
- the fifth insulation layer 142 may be removed in an area overlapping the first opening OP 1 ′.
- at least a portion of the etch-delaying pattern EDP′′ may be etched or removed.
- the etch-delaying pattern EDP′′ may include a different material from the inorganic layers, for example, a metal.
- the etch-delaying pattern EDP′′ may have a different etching rate from the inorganic layers.
- the etch-delaying pattern EDP′′ may include molybdenum.
- the etch-delaying pattern EDP′′ may reduce an etching depth in an area where the etch-delaying pattern EDP′′ is disposed.
- at least a portion of the etch-delaying pattern EDP′′ may remain at the end of the first etching process.
- the fourth insulation layer 136 that is disposed under the etch-delaying pattern EDP′′ may not be etched by the first etching process.
- a portion of the etch-delaying pattern EDP′′ that remains in the area overlapping the first opening OP 1 ′ after the first etching process is removed to expose the fourth insulation layer 136 thereunder.
- the etch-delaying pattern EDP′′ may be removed by a wet-etching process.
- Various etching compositions may be used for etching the etch-delaying pattern EDP′′ depending on a material of the etch-delaying pattern EDP′′.
- the inorganic layers overlapping the first opening OP 1 ′ and the second opening OP 2 ′ are etched second time by a second etching process.
- the second etching process may be a dry-etching process.
- the fourth insulation layer 136 may be removed in the area overlapping the first opening OP 1 ′ to form a second contact hole CH 2 to expose an upper surface of the second active pattern AP 2 .
- the first insulation layer 120 may be removed in the area overlapping the second opening OP 2 ′ to form a first contact hole CH 1 that exposes an upper surface of the first active pattern AP 1 .
- the photoresist pattern PRI is removed, and a first source metal pattern contacting the first and second active patterns AP 1 and AP 2 through the contact holes is formed.
- the first source metal pattern may include a first source pattern SP 1 , a first drain pattern DP 1 , a second source pattern SP 2 , and a second drain pattern DP 2 .
- the first source pattern SP 1 and the first drain pattern DP 2 may electrically contact the first active pattern AP 1 .
- the second source pattern SP 2 and the second drain pattern DP 2 may electrically contact the second active pattern AP 2 .
- the second source pattern SP 2 and the second drain pattern DP 2 may contact the etch-delaying pattern EDP′′.
- the second source pattern SP 2 may include a first portion SP 2 a that is disposed on the fifth insulation layer 142 , and a second portion SP 2 b that passes through the etch-delaying pattern EDP′′ to electrically contact the second active pattern AP 2 .
- a sixth insulation layer 152 is formed to cover the first source metal pattern.
- the sixth insulation layer 152 may include an organic material such as a phenol resin, an acryl resin, a polyimide resin, a polyamide resin, a siloxane resin, an epoxy resin, or the like.
- the sixth insulation layer 152 may be referred to as a first via insulation layer or a first organic insulation layer.
- a second source metal pattern is formed on the sixth insulation layer 152 .
- the second source metal pattern may include a connection electrode CE that passes through the sixth insulation layer 152 to electrically contact the first drain pattern DP 1 .
- the second source metal pattern may include the same material as the first source metal pattern.
- the seventh insulation layer 162 is formed to cover the second source metal pattern.
- the seventh insulation layer 162 may include an organic insulation material.
- the seventh insulation layer 162 may be referred to as a second via insulation layer or a second organic insulation layer.
- a first electrode EL 1 of an organic light-emitting diode 200 and a pixel-defining layer PDL are formed on the seventh insulation layer 162 .
- An organic light-emitting layer OL is formed on the first electrode EL 1 .
- a second electrode EL 2 is formed on the organic light-emitting layer OL.
- An encapsulation layer EN may be formed on the organic light-emitting diode 200 .
- the encapsulation layer EN may have a stacked structure including an inorganic thin film and an organic thin film.
- over-etching of the first and second active patterns AP 1 and AP 2 may be minimized in the second etching process that exposes the first and second active patterns AP 1 and AP 2 using the etch-delaying pattern EDP′′.
- a damage to the first and second active patterns AP 1 and AP 2 may be prevented, and contact holes exposing the first and second active patterns AP 1 and AP 2 may be formed using the same mask.
- the embodiments disclosed herein may be applied to various display devices.
- Examples of the applicable display devices include, but are not limited to, a vehicle-display device, a ship-display device, an aircraft-display device, a portable communication device, a display device for displaying an image or for transferring information, a medical-display device, etc.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Geometry (AREA)
- Ceramic Engineering (AREA)
- Electroluminescent Light Sources (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
- This application claims priority to and benefits of Korean Patent Application No. 10-2020-0103455 under 35 U.S.C. § 119 filed on Aug. 18, 2020 in the Korean Intellectual Property Office, the disclosure of which is incorporated herein by reference in its entirety.
- The present disclosure relates to a display device and a method for manufacturing a display device.
- An organic light-emitting display device may have superior characteristics as a display device compared to other types of display devices. For example, an organic light-emitting display device may display an image with a low power consumption without an additional light source, and may have a small thickness and a light weight.
- A display panel of an organic light-emitting display device may include a flexible base substrate including a polymeric material. A display panel including a flexible base substrate may be designed to have a bending area. Inorganic layers in the display panel may be removed in the bending area to prevent a crack due to a bending stress applied in the bending area.
- The present disclosure provides a display device, which may be manufactured using smaller masks.
- The present disclosure further provides a method for manufacturing the display device.
- According to an embodiment, a display device includes a substrate, an active pattern disposed on the substrate, a gate electrode overlapping the active pattern, an inorganic insulation layer covering the active pattern, a source metal pattern and an etch-delaying pattern. The source metal pattern includes a first portion that is disposed on the inorganic insulation layer, and a second portion that passes through the inorganic insulation layer and electrically contacts the active pattern. The etch-delaying pattern is disposed between the active pattern and the first portion of the source metal pattern, contacts the second portion of the source metal pattern, and includes a different material from the inorganic insulation layer.
- In an embodiment, the second portion of the source metal pattern may pass through the etch-delaying pattern.
- In an embodiment, the etch-delaying pattern may include a metal.
- In an embodiment, the etch-delaying pattern may include at least molybdenum.
- In an embodiment, the etch-delaying pattern may be disposed in a same layer as the gate electrode.
- In an embodiment, the display device may further include a capacitor electrode pattern that overlaps the gate electrode. The etch-delaying pattern may be disposed in a same layer as the capacitor electrode pattern.
- In an embodiment, the active pattern may include silicon.
- In an embodiment, the active pattern may include a metal oxide.
- In an embodiment, the display device may further include an inorganic insulation layer that is disposed between the etch-delaying pattern and the first portion of the source metal pattern.
- According to an embodiment, a method for manufacturing a display device is provided. According to the method, an active pattern is formed on a substrate. A lower inorganic layer is formed on the active pattern. An etch-delaying pattern is formed on the lower inorganic layer. The etch-delaying pattern overlaps the active pattern. An upper inorganic layer is formed on the etch-delaying pattern. A photoresist pattern including a first opening is formed on the upper inorganic layer. The first opening overlaps the etch-delaying pattern. The upper inorganic layer is removed in a first etching area that overlaps the first opening. The etch-delaying pattern is removed in the first etching area. The lower inorganic layer is removed in the first etching area to expose the active pattern.
- In an embodiment, a source metal pattern that includes a first portion and a second portion may be formed. The first portion may be disposed on the upper inorganic layer, and the second portion may contact the active pattern.
- In an embodiment, the upper inorganic layer and at least a portion of the etch-delaying pattern may be removed by a first dry-etching process.
- In an embodiment, a remaining portion of the etch-delaying pattern may be removed by a wet-etching process.
- In an embodiment, the lower inorganic layer may be removed by a second dry-etching process.
- In an embodiment, a gate electrode may be formed on the lower inorganic layer. The gate electrode may overlap the active pattern.
- In an embodiment, the etch-delaying pattern may be disposed in a same layer as the gate electrode.
- In an embodiment, a capacitor electrode pattern that overlaps the gate electrode may be formed. The etch-delaying pattern may be disposed in a same layer as the capacitor electrode pattern.
- In an embodiment, the photoresist pattern may further include a second opening that does not overlap the etch-delaying pattern. The upper inorganic layer and the lower inorganic layer in a second etching area and the upper inorganic layer in the first etching area may be removed simultaneously.
- In an embodiment, the active pattern may include silicon.
- In an embodiment, the active pattern may include a metal oxide.
- According to the embodiments of the present disclosure, an etch-delaying pattern may be used when a plurality of areas are etched with different etching depths. Thus, a damage to an element disposed under the etch-delaying pattern may be prevented. Furthermore, the etching process(es) may be performed with a single mask so that a manufacturing efficiency may be increased.
- Aspects of one or more embodiments of the present inventive concept will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings.
-
FIG. 1 is a cross-sectional view illustrating a display device according to an embodiment. -
FIG. 2 is a plan view illustrating a display device according to an embodiment. -
FIG. 3 ,FIG. 4 ,FIG. 5 ,FIG. 6 ,FIG. 7 ,FIG. 8 ,FIG. 9 ,FIG. 10 ,FIG. 11 ,FIG. 12 , andFIG. 13 are cross-sectional views illustrating a method for manufacturing a display device according to an embodiment. -
FIG. 14 is a circuit diagram illustrating a pixel unit of a display device according to an embodiment. -
FIG. 15 is a plan view illustrating a pixel unit of a display device according to an embodiment. -
FIG. 16 is a cross-sectional view illustrating a display device according to another embodiment. -
FIG. 17 ,FIG. 18 ,FIG. 19 ,FIG. 20 ,FIG. 21 , andFIG. 22 are cross-sectional views illustrating a method for manufacturing a display device according to an embodiment. - Display devices and methods for manufacturing a display device according to various embodiments of the present inventive concept will be described hereinafter with reference to the accompanying drawings, in which some embodiments are shown.
-
FIG. 1 is a cross-sectional view illustrating a display device according to an embodiment.FIG. 2 is a plan view illustrating a display device according to an embodiment.FIG. 2 may show an unfolded state of the display device to illustrate a bending area and a connection area in the plan view. - Referring to
FIGS. 1 and 2 , adisplay device 100 includes a display area DA and a peripheral area PA adjacent to the display area DA. The display area DA may include a plurality of pixel areas PX. In an embodiment, a light-emitting element and a driving element that is electrically connected to the light-emitting element may be disposed in each of the pixel areas PX. In a plan view, the peripheral area PA may surround at least a portion of the display area DA. - The
display device 100 may further include a bending area BA and a connection area CA. The bending area BA may extend from a side of the peripheral area PA, and may bend downwardly. The connection area CA may extend from the bending area BA to be disposed under the display area DA and/or the peripheral area PA in a thickness direction of thedisplay device 100. Referring toFIG. 2 , in an unfolded state of thedisplay device 100, the bending area BA may be disposed between the display area DA and the connection area CA. - The connection area CA may be electrically connected to a driving device (not shown). A plurality of connection pads PD may be disposed in the connection area CA. The connection pads PD may receive a driving signal or a power voltage from the driving device. The connection pads PD may be electrically connected to transfer wirings TL disposed in the bending area BA and the peripheral area PA. The transfer wirings TL may transfer the driving signal or the power voltage to the pixel areas PX in the display area DA. Furthermore, the transfer wirings TL may transfer the driving signal to a driving circuit (not shown) disposed in the peripheral area PA.
-
FIGS. 3, 4, 5, 6, 7, 8, 9, 10, 11, 12 and 13 are cross-sectional views illustrating a method for manufacturing a display device according to an embodiment.FIGS. 3, 5, 7, 8, 11 and 13 may illustrate a portion of a pixel area PX of thedisplay device 100 shown inFIGS. 1 and 2 .FIGS. 4, 6, 9, 10 and 12 may illustrate a cross-sectional view of the bending area BA of thedisplay device 100 taken along the line I-I′ ofFIG. 2 . - Referring to
FIG. 3 , abarrier layer 112 and abuffer layer 114 are formed on abase substrate 110 in the pixel area PX. - The
base substrate 110 may include at least one polymer film. For example, the polymer film may include polyethylene terephthalate, polyethylene naphthalate, polyether ketone, polycarbonate, polyarylate, polyether sulfone, polyimide, or any combination thereof. For example, thebase substrate 110 may include at least two polymer films and an inorganic barrier layer disposed therebetween. - The
barrier layer 112 and thebuffer layer 114 may include an inorganic material. For example, each of thebarrier layer 112 and thebuffer layer 114 may include silicon oxide, silicon nitride, silicon oxynitride, or any combination thereof, and may have a single-layered structure or a multi-layered structure. In an embodiment, thebarrier layer 112 may include silicon oxide, and thebuffer layer 114 may have a stacked structure of a lower layer that includes silicon nitride and an upper layer that includes silicon oxide. - An active pattern AP and a
first insulation layer 120 covering the active pattern AP are formed on thebuffer layer 114. A first gate metal pattern that includes a gate electrode GE and an etch-delaying pattern EDP is formed on thefirst insulation layer 120. - For example, the active pattern AP may include multi-crystalline silicon (polysilicon). In an embodiment, an amorphous silicon layer may be formed on the
buffer layer 114 and crystallized to form a polysilicon layer. - For example, the amorphous silicon layer may be formed through sputtering, low-pressure chemical vapor deposition (LPCVD), plasma-enhanced chemical vapor deposition (PECVD), or the like. The amorphous silicon layer may be crystallized through excimer laser annealing (ELA), sequential lateral solidification (SLS), or the like.
- The polysilicon layer may be patterned by a photolithography or the like to form a semiconductor pattern that corresponds to the active pattern AP.
- At least a portion of the semiconductor pattern may be doped with impurities. In an embodiment, the semiconductor pattern may be doped with p-type impurities such as boron or the like. However, the present disclosure is not limited thereto. For example, the semiconductor pattern may be doped with n-type impurities such as phosphor, arsenic, or the like. For example, the semiconductor may have different concentrations of the n-type impurities in different portions.
- The
first insulation layer 120 may include an inorganic material, and may have a single-layered structure or a multi-layered structure. For example, thefirst insulation layer 120 may include silicon oxide, silicon nitride, silicon oxynitride, or any combination thereof. Furthermore, thefirst insulation layer 120 may include an insulating metal oxide such as aluminum oxide, tantalum oxide, hafnium oxide, zirconium oxide, titanium oxide, or any combination thereof. In an embodiment, thefirst insulation layer 120 may include silicon oxide. Thefirst insulation layer 120 may be referred to as a first gate insulation layer. - In an embodiment, a first gate metal layer is formed on the
first insulation layer 120 and patterned to form the first gate metal pattern that includes the gate electrode GE and the etch-delaying pattern EDP. - The gate electrode GE and the etch-delaying pattern EDP may overlap the active pattern AP. In an embodiment, the etch-delaying pattern EDP may include a plurality of patterns spaced apart from each other.
- A
second insulation layer 130 is formed on the first gate metal pattern and thefirst insulation layer 120. In an embodiment, a second gate metal layer is formed on thesecond insulation layer 130 and patterned to form a second gate metal pattern that includes a capacitor electrode pattern CP. Athird insulation layer 140 is formed on the second gate metal pattern and thesecond insulation layer 130. - Each of the first and second gate metal patterns may include a metal, a metal alloy, a metal nitride, a conductive metal oxide, or the like. For example, each of the first and second gate metal layers may include gold (Au), silver (Ag), aluminum (Al), copper (Cu), nickel (Ni), platinum (Pt), magnesium (Mg), chromium (Cr), tungsten (W), molybdenum (Mo), titanium (Ti), tantalum (Ta), or an alloy thereof, and may have a single-layered structure or a multi-layered structure including different metal layers. In an embodiment, each of the first and second gate metal patterns may have a single-layered structure including molybdenum, or may have a multi-layered structure including a molybdenum layer.
- For example, at least a portion of the capacitor electrode pattern CP may correspond to a capacitor electrode of a storage capacitor (e.g., the storage capacitor CST of
FIG. 14 ). In an embodiment, the second gate metal pattern may further include signal wirings that transfer an initialization signal, a shielding pattern, or the like. - Each of the second and third insulation layers 130 and 140 may include an inorganic material, and may have a single-layered structure or a multi-layered structure. For example, each of the second and third insulation layers 130 and 140 may include silicon oxide, silicon nitride, silicon oxynitride, or any combination thereof. Furthermore, each of the second and third insulation layers 130 and 140 may include an insulating metal oxide such as aluminum oxide, tantalum oxide, hafnium oxide, zirconium oxide, titanium oxide, or any combination thereof. In an embodiment, the
second insulation layer 130 may include silicon nitride, and thethird insulation layer 140 may have a stacked structure of a lower layer that includes silicon oxide and an upper layer that includes silicon nitride. Thesecond insulation layer 130 may be referred to as a first interlayer insulation layer, and thethird insulation layer 140 may be referred to as a second interlayer insulation layer. - A photoresist pattern PR1 is formed on the
third insulation layer 140. The photoresist pattern PR1 may include a first opening OP1 that overlaps the etch-delaying pattern EDP. Thus, an upper surface of thethird insulation layer 140 may be exposed through the first opening OP1. -
FIG. 4 illustrates a cross-sectional view ofFIG. 2 taken along the line I-I′. Referring toFIG. 4 thebarrier layer 112, thebuffer layer 114, thefirst insulation layer 120, thesecond insulation layer 130, and thethird insulation layer 140 may be disposed in the bending area BA. Thebarrier layer 112, thebuffer layer 114, thefirst insulation layer 120, thesecond insulation layer 130, and thethird insulation layer 140 may extend from the display area DA of thedisplay device 100. The bending area BA may be disposed between the peripheral area PA and the connection area CA. - The photoresist pattern PR1 may not be disposed in the bending area BA. For example, the photoresist pattern PR1 may include a second opening OP2 that overlaps the bending area BA. Thus, an upper surface of the
third insulation layer 140 may be exposed in the bending area BA. - Referring to
FIGS. 5 and 6 , inorganic layers disposed in the pixel area PX and the bending area BA are etched by a first etching process using the photoresist pattern PR1 as a mask. For example, the first etching process may be a dry-etching process. - An etching depth of the inorganic layers may be properly adjusted as desired. As shown in
FIG. 6 , thethird insulation layer 140, thesecond insulation layer 130, thefirst insulation layer 120, and thebuffer layer 114 may be entirely removed in the bending area BA, and thebarrier layer 112 may be partially removed in the bending area BA. However, the present disclosure is not limited thereto. The removal of the inorganic layers may vary depending on thicknesses of the inorganic layers and the etching depth. - For example, a sum of thicknesses of the removed inorganic layers in the bending area BA may be about 5,000A to about 15,000A. The etching depth may be adjusted depending on an etching depth of a second etching process that follows the first etching process. In an embodiment, a thickness of the
barrier layer 112 that remains in the bending area BA after the first etching process may be similar to a thickness of thefirst insulation layer 120. - The inorganic layers overlapping the first opening OP1 may be etched in the pixel area PX by the first etching process. For example, the
third insulation layer 140 and thesecond insulation layer 130 may be etched in an area overlapping the first opening OP1. In an embodiment, at least a portion of the etch-delaying pattern EDP may be etched or removed by the first etching process. - The etch-delaying pattern EDP may include a different material from the inorganic layers, for example, a metal. Thus, the etch-delaying pattern EDP may have a different etching rate from the inorganic layers. For example, the etch-delaying pattern EDP may include molybdenum. In the dry-etching process according to an embodiment, an etching selectivity (or an etching ratio) of silicon oxide to molybdenum may be about 4, and an etching selectivity of silicon nitride to molybdenum may be about 7. Thus, the etch-delaying pattern EDP may reduce an etching depth in an area where the etch-delaying pattern EDP is disposed. For example, at least a portion of the etch-delaying pattern EDP may remain at the end of the first etching process. Thus, the
first insulation layer 120 that is disposed under the etch-delaying pattern EDP may not be etched by the first etching process. - For example, an area overlapping the first opening OP1 (or the etch-delaying pattern EDP) may be referred to as a first etching area, and an area overlapping the second opening OP2 may be referred to as a second etching area.
- Referring to
FIG. 7 , a portion of the etch-delaying pattern EDP that remains in the area overlapping the first opening OP1 after the first etching process is removed to expose thefirst insulation layer 120 thereunder. - For example, the etch-delaying pattern EDP may be removed by a wet-etching process. Various etching compositions may be used for etching the etch-delaying pattern EDP depending on a material of the etch-delaying pattern EDP.
- Referring to
FIGS. 8 and 9 , the inorganic layers disposed in the pixel area PX and the bending area BA are etched second time by a second etching process using the photoresist pattern PR1 as a mask. In one embodiment, the second etching process may be a dry-etching process. - For example, the
barrier layer 112 may be removed in the bending area BA to expose an upper surface of thebase substrate 110. Thefirst insulation layer 120 overlapping the first opening OP1 may also be removed in the pixel area PX to form a contact hole CH to expose a portion of the active pattern AP. - In an embodiment, a thickness of the
barrier layer 112 that is removed in the bending area BA in the second etching process may be similar to a thickness of thefirst insulation layer 120 that is removed in the pixel area PX by the second etching process. Thus, over-etching of the active pattern AP in the second etching process may be minimized to prevent a damage to the active pattern AP. - For example, the insulation layer etched in the first etching process may be referred to as an upper inorganic layer, and the insulation layer etched in the second etching process may be referred to as a lower inorganic layer.
- Referring to
FIG. 10 , the photoresist pattern PR1 is removed, and a filling member FL may be formed on thebase substrate 110 in the bending area BA. For example, the filling member FL may include an organic material such as a phenol resin, an acryl resin, a polyimide resin, a polyamide resin, a siloxane resin, an epoxy resin, or the like. - Referring to
FIGS. 11 and 12 , a source metal pattern is formed. The source metal pattern includes a source pattern SP and a drain pattern DP that pass through the corresponding contact hole in the pixel area PX to electrically contact source and drain regions of the active pattern AP, respectively. In an embodiment, the source pattern SP may be a power wiring that transfers a power voltage. However, the present disclosure is not limited thereto. For example, the source pattern SP may be a data line that transfers a data signal or a connection pattern that transfers other signals. - At least one of the source pattern SP and the drain pattern DP may contact the etch-delaying pattern EDP. For example, the source pattern SP and the drain pattern DP may pass through the etch-delaying pattern EDP to electrically contact the active pattern AP. For example, the etch-delaying pattern EDP may have a shape surrounding a contact portion of the source metal pattern in a plan view.
- In an embodiment, the source pattern SP may include a first portion SPa that is disposed on the
third insulation layer 140 and extends in a horizontal direction, and a second portion SPb that passes through thethird insulation layer 140, thesecond insulation layer 130, and thefirst insulation layer 120 to electrically contact the active pattern AP. The etch-delaying pattern EDP may contact the second portion SPb. Similarly, the drain pattern SP may include a first portion that is disposed on thethird insulation layer 140 and extends in a horizontal direction, and a second portion that passes through thethird insulation layer 140, thesecond insulation layer 130, and thefirst insulation layer 120 to electrically contact the active pattern AP. - Referring to
FIGS. 2 and 12 , the source metal pattern may further include a transfer wiring TL that is disposed in the bending area BA. The transfer wiring TL may extend into the peripheral area PA from the connection area CA. - In an embodiment, the transfer wiring TL may be disposed on the filling member FL. Thus, disconnection of the transfer wiring TL due to a large height-difference of a structure that may be formed thereunder may be prevented. However, the present disclosure is not limited thereto. For example, the
display device 100 according to an embodiment may not include the filling member FL, and may include the transfer wiring TL contacting thebase substrate 110. - In an embodiment, a source metal layer is formed on the
third insulation layer 140 and patterned to form the source metal pattern. For example, the source metal pattern may include a metal, a metal alloy, a metal nitride, a conductive metal oxide, or the like. For example, the source metal pattern may include gold (Au), silver (Ag), aluminum (Al), copper (Cu), nickel (Ni), platinum (Pt), magnesium (Mg), chromium (Cr), tungsten (W), molybdenum (Mo), titanium (Ti), tantalum (Ta), or an alloy thereof, and may have a single-layered structure or a multi-layered structure including different metal layers. - Referring to
FIG. 13 , afourth insulation layer 150 is formed to cover the source metal pattern. For example, thefourth insulation layer 150 may include an organic material such as a phenol resin, an acryl resin, a polyimide resin, a polyamide resin, a siloxane resin, an epoxy resin, or the like. Thefourth insulation layer 150 may be referred to as a via insulation layer or an organic insulation layer. - A first electrode EL1 of an organic light-emitting
diode 200 and a pixel-defining layer PDL are formed on thefourth insulation layer 150. - The first electrode EL1 may correspond to an anode of the organic light-emitting
diode 200. For example, the first electrode EL1 may be formed as a transmissive electrode or a reflective electrode according to an emission type of thedisplay device 100. In a case where the first electrode EL1 is a transmissive electrode, the first electrode EL1 may include indium tin oxide, indium zinc oxide, zinc tin oxide, indium oxide, zinc oxide, tin oxide, or the like. In another case where the first electrode EL1 is a reflective electrode, the first electrode EL1 may include gold (Au), silver (Ag), aluminum (Al), copper (Cu), nickel (Ni), platinum (Pt), magnesium (Mg), chromium (Cr), tungsten (W), molybdenum (Mo), titanium (Ti), or any combination thereof, and may have a stacked structure including a material that may be used for the transmissive electrode. - The pixel-defining layer PDL includes an opening that exposes a portion of the first electrode EL1. For example, the pixel-defining layer PDL may include an organic insulation material.
- An organic light-emitting layer OL is formed on the first electrode EL1. The organic light-emitting layer OL may include at least an emission layer, and may further include at least one of a hole injection layer (HIL), a hole transporting layer (HTL), an electron transporting layer (ETL), and an electron injection layer (EIL).
- In an embodiment, the organic light-emitting layer OL may emit a red light, a green light, or a blue light. In another embodiment, the organic light-emitting layer OL may emit a white light. The organic light-emitting layer OL emitting a white light may have a multi-layer structure including a red light-emitting layer, a green light-emitting layer, and a blue light-emitting layer, or a single-layer structure including a mixture of a red light-emitting material, a green light-emitting material, and a blue light-emitting material.
- In an embodiment, the organic light-emitting layer OL may be formed by screen printing, inkjet printing, vacuum evaporation, or the like.
- A second electrode EL2 is formed on the organic light-emitting layer OL. The second electrode EL2 may correspond to a cathode of the organic light-emitting
diode 200. The second electrode EL2 may be formed as a transmissive electrode or a reflective electrode according to an emission type of thedisplay device 100. For example, the second electrode EL2 may include a metal, a metal alloy, a metal nitride, a metal fluoride, a conductive metal oxide, or any combination thereof. - For example, the second electrode EL2 may be formed as a common layer extending continuously over a plurality of the pixel areas PX. In an embodiment, a capping layer and/or a blocking layer may be further formed on the second electrode EL2.
- An encapsulation layer EN may be formed on the organic light-emitting
diode 200. In an embodiment, the encapsulation layer EN may have a stacked structure of an inorganic thin film and an organic thin film. - For example, the organic thin film may include a cured polymer resin such as poly(meth)acrylate, or the like. For example, the cured polymer resin may be formed by cross-linking reaction of monomers. For example, the inorganic thin films may include silicon oxide, silicon nitride, silicon oxynitride, aluminum oxide, tantalum oxide, hafnium oxide, zirconium oxide, titanium oxide, or any combination thereof.
- As discussed above, the etch-delaying pattern EDP may be used when a plurality of areas (e.g., the first etching area and the second etching area) are etched with different etching depths. Thus, a damage to an element that is disposed under the etch-delaying pattern EDP may be prevented. Furthermore, the above-described etching process(es) may be performed with a single mask so that a manufacturing efficiency of the
display device 100 may be increased. -
FIG. 14 is a circuit diagram illustrating the pixel unit PX of thedisplay device 100 according to an embodiment.FIG. 15 is a plan view illustrating the pixel unit PX of thedisplay device 100 according to an embodiment. - Referring to
FIGS. 14 and 15 , the pixel unit PX of thedisplay device 100 may include a first transistor TR1, a second transistor TR2, third transistors TR3_1 and TR3_2, fourth transistors TR4_1 and TR4_2, a fifth transistor TRS, a sixth transistor TR6, a seventh transistor TR7, an organic light-emitting diode OLED, the active pattern AP, the gate electrode GE, a first scan line SL1, a second scan line SL2, a third scan line SL3, the etch-delaying pattern EDP, the capacitor electrode pattern CP, a shielding pattern SDP, an initialization voltage wiring Vint, a data line DL, and a power wiring PL. - The first scan line SL1 may transfer a scan signal GW to the second transistor TR2 and the third transistors TR3_1 and TR3_2. portions of the active pattern AP that overlap the first scan line SL1 may correspond to channels of the second transistor TR2 and the third transistors TR3_1 and TR3_2.
- The second scan line SL2 may transfer a data initialization signal GI and a diode initialization signal GB to the fourth transistors TR4_1 and TR4_2 and the seventh transistor TR7, respectively. Portions of the active pattern AP that overlap the second scan line SL2 may correspond to channels of the fourth transistors TR4_1 and TR4_2 and the seventh transistor TR7.
- The third scan line SL3 may transfer an emission control signal EM to the fifth transistors TR5 and the sixth transistor TR6. Portions of the active pattern AP that overlap the third scan line SL3 may correspond to channels of the fifth transistors TR5 and the sixth transistor TR6.
- A portion of the active pattern AP that overlaps the gate electrode GE may correspond to a channel of the first transistor TR1. The gate electrode GE may be electrically connected to a portion of the active pattern AP that corresponds to an output terminal of the fourth transistors TR4_1 and TR4_2, through a first connection wiring CL1.
- In an embodiment, the first to third scan lines SL1, SL2, and SL3 may extend in a first direction D1.
- In an embodiment, the gate electrode GE and the first to third scan lines SL1, SL2, and SL3 may be disposed in the same layer. For example, the gate electrode GE and the first to third scan lines SL1, SL2, and SL3 may be referred to as the first gate metal pattern. However, the present disclosure is not limited thereto. For example, at least one of the gate electrode GE and the first to third scan lines SL1, SL2, and SL3 may be disposed in a different layer from others.
- The capacitor electrode pattern CP may be electrically connected to the power wiring PL to receive a high power voltage ELVDD. The capacitor electrode pattern CP may overlap the gate electrode GE to form a storage capacitor CST.
- The capacitor electrode pattern CP may be disposed on the gate electrode GE and may include an opening OP that overlaps the gate electrode GE. The first connection wiring CL1 may electrically contact the gate electrode GE through the opening OP.
- The shielding pattern SDP may overlap the active pattern AP between the channels of the third transistors TR3_1 and TR3_2. The shielding pattern SDP may be electrically connected to the power wiring PL to receive the high power voltage ELVDD.
- The initialization voltage wiring Vint may transfer an initialization voltage VINT to the fourth transistors TR4_1 and TR4_2.
- In an embodiment, the capacitor electrode pattern CP, the shielding pattern SDP, and the initialization voltage wiring Vint may be disposed in the same layer. For example, the capacitor electrode pattern CP, the shielding pattern SDP, and the initialization voltage wiring Vint may be referred to as the second gate metal pattern. However, the present disclosure is not limited thereto. For example, at least one of the capacitor electrode pattern CP, the shielding pattern SDP, and the initialization voltage wiring Vint may be disposed in a different layer from others.
- The data line DL may transfer a data signal DATA. The data line DL may be electrically connected to the active pattern AP to transfer the data signal DATA to the second transistor TR2.
- The power wiring PL may transfer the high power voltage ELVDD. The power wiring PL may be electrically connected to the active pattern AP to transfer the high power voltage ELVDD to the fifth transistor TRS.
- In an embodiment, the data line DL and the power wiring PL may extend in a second direction D2 that crosses the first direction Dl.
- In an embodiment, the first connection wiring CL1, the data line DL, and the power wiring PL may be disposed in the same layer. For example, the first connection wiring CL1, the data line DL, and the power wiring PL may be referred to as a first source metal pattern. The first source metal pattern may further include a second connection wiring CL2 and a third connection wiring CL3. The second connection wiring CL2 may electrically connect the sixth transistor TR6 to a first electrode of the organic light-emitting diode OLED. A second electrode of the organic light-emitting diode OLED may be connected to a low power voltage ELVSS. The third connection wiring CL3 may electrically connect the initialization voltage wiring Vint to the active pattern AP. However, the present disclosure is not limited thereto. For example, at least one of the first to third connection wirings CL1, CL2 and CL3, the data line DL, and the power wiring PL may be disposed in a different layer from others. The first transistor TR1 receives the data signal DATA according to a switching operation of the second transistor TR1 and provides a driving current ID to the organic light-emitting diode OLED, and the organic light-emitting diode OLED emits light according to the driving current ID that flows through the first transistor TR1. The storage capacitor CST may serve to constantly maintain a data voltage applied to the gate electrode GE of the first transistor T1.
- In some embodiments, the pixel unit PX of the
display device 100 according to an embodiment may further include another active layer and/or another metal layer in addition to the active pattern AP, the first gate metal pattern, the second gate metal pattern, and the first source metal pattern. - In an embodiment, the etch-delaying pattern EDP may be disposed in an area where the source metal pattern electrically contacts the active pattern AP. The etch-delaying pattern EDP may be disposed between the source metal pattern and the active pattern AP. The
display device 100 may include a plurality of the etch-delaying patterns EDP. The etch-delaying pattern EDP may be disposed between the data line DL and the active pattern, between the power wiring PL and the active pattern AP, or between the first to third connection wirings CL1, CL2 and CL3 and the active pattern AP. The source metal patter may pass through the etch-delaying pattern EDP to electrically contact the active pattern AP. - In an embodiment, the etch-delaying pattern EDP may be disposed in the same layer as the gate electrode GE. In this case, the etch-delaying pattern EDP may be included in the first gate metal pattern.
- The etch-delaying pattern EDP may have various shapes. For example, the etch-delaying pattern EDP may have a rectangular shape, a triangular shape, a circular shape, or the like, in a plan view.
-
FIG. 16 is a cross-sectional view illustrating a display device according to another embodiment. - Referring to
FIG. 16 , the display device includes an etch-delaying pattern EDP′ that overlaps an active pattern AP and a source metal pattern. The etch-delaying pattern EDP′ is disposed on an inorganic insulation layer that covers the active pattern AP. The source metal pattern may contact the etch-delaying pattern EDP′. For example, the source metal pattern may be disposed on the etch-delaying pattern EDP′ and may pass through the etch-delaying pattern EDP′ to electrically contact the active pattern AP. For example, the source metal pattern may include a source pattern SP and a drain pattern DP that are spaced apart from each other. The etch-delaying pattern EDP′ may be each disposed between a first portion SPa of the source pattern SP and the active pattern AP and between a first portion of drain pattern DP and the active pattern AP. A second portion SPb of the source pattern SP may pass through the etch-delaying pattern EDP′ to contact the active pattern AP. - In an embodiment, the etch-delaying pattern EDP′ may be disposed in the same layer as a capacitor electrode pattern CP disposed on a gate electrode GE. Thus, the etch-delaying pattern EDP′ may be disposed in a layer different from the gate electrode GE. For example, a
first insulation layer 120 and asecond insulation layer 130 may be disposed between the etch-delaying pattern EDP′ and the active pattern AP. Athird insulation layer 140 may be disposed between the etch-delaying pattern EDP′ and the source metal pattern. -
FIGS. 17, 18, 19, 20, 21 and 22 are cross-sectional views illustrating a method for manufacturing a display device according to an embodiment. - Referring to
FIG. 17 , abarrier layer 112 and abuffer layer 114 are formed on abase substrate 110 in a pixel area PX. - A first active pattern AP1 and a
first insulation layer 120 covering the first active pattern AP1 are formed on thebuffer layer 114. A first gate metal pattern including a first gate electrode GE1 is formed on thefirst insulation layer 120. In an embodiment, the first active pattern AP1 may include multi-crystalline silicon (polysilicon). - A first gate metal layer is formed on the
first insulation layer 120, and patterned to form the first gate metal pattern including the first gate electrode GE1. Asecond insulation layer 132 is formed on the first gate metal pattern. A second gate metal layer is formed on thesecond insulation layer 132, and patterned to form a second gate metal pattern including a capacitor electrode pattern CP. - The second gate metal pattern may further include a bottom gate pattern BP. The bottom gate pattern BP may overlap a second active pattern AP2 disposed thereon. The bottom gate pattern BP may block a light incident on a lower surface of the second active pattern AP2 to prevent characteristic variance of a driving element including the second active pattern AP2. For example, the bottom gate pattern BP may receive the same gate signal applied to a second gate electrode GE2.
- A
third insulation layer 134 is formed on the second gate metal pattern. The second active pattern AP2, afourth insulation layer 136 covering the second active pattern AP2, a third gate metal pattern formed on thefourth insulation layer 136, and afifth insulation layer 142 covering the third gate metal pattern are formed on thethird insulation layer 134. - The second active pattern AP2 may include a metal oxide semiconductor. For example, the second active pattern AP2 may include a binary compound (ABx), ternary compound (ABxCy) or a quaternary compound (ABxCyDz) that contains indium (In), zinc (Zn), gallium (Ga), tin (Sn), titanium (Ti), aluminum (Al), hafnium (Hf), zirconium (Zr), and/or magnesium (Mg). For example, the second active pattern AP2 may include zinc oxide (ZnOx), gallium oxide (GaOx), titanium oxide (TiOx), tin oxide (SnOx), indium oxide (InOx) indium-gallium oxide (IGO), indium-zinc oxide (IZO), indium tin oxide (ITO), gallium zinc oxide (GZO), zinc magnesium oxide (ZMO), zinc tin oxide (ZTO), zinc zirconium oxide (ZnZrxOy), indium-gallium-zinc oxide (IGZO), indium-zinc-tin oxide (IZTO), indium-gallium-hafnium oxide (IGHO), tin-aluminum-zinc oxide (TAZO), indium-gallium-tin oxide (IGTO), or the like.
- The third gate metal pattern includes the second gate electrode GE2 that overlaps the second active pattern AP2. The third gate metal pattern may include the same material as the first gate metal pattern and/or the second gate metal pattern.
- In an embodiment, the third gate metal pattern further includes an etch-delaying pattern EDP″. The etch-delaying pattern EDP″ overlaps the second active pattern AP2. The etch-delaying pattern EDP″ may be spaced apart from the second gate electrode GE2 with the
fourth insulation layer 136 interposed therebetween. - Each of the
first insulation layer 120, thesecond insulation layer 132, thethird insulation layer 134, thefourth insulation layer 136, and thefifth insulation layer 142 may include an inorganic material, and may have a single-layered structure or a multi-layered structure. For example, each of thefirst insulation layer 120, thesecond insulation layer 132, thethird insulation layer 134, thefourth insulation layer 136, and thefifth insulation layer 142 may include silicon oxide, silicon nitride, silicon oxynitride, or any combination thereof. Furthermore, each of thefirst insulation layer 120, thesecond insulation layer 132, thethird insulation layer 134, thefourth insulation layer 136, and thefifth insulation layer 142 may include an insulating metal oxide such as aluminum oxide, tantalum oxide, hafnium oxide, zirconium oxide, titanium oxide, or any combination thereof. - In an embodiment, the
first insulation layer 120 may include silicon oxide. Thesecond insulation layer 132 may include silicon nitride. Thethird insulation layer 134 may have a stacked structure of a lower layer that includes silicon nitride and an upper layer that includes silicon oxide. Thefourth insulation layer 136 may include silicon oxide. Thefifth insulation layer 142 may have a stacked structure of a lower layer that includes silicon oxide and an upper layer that includes silicon nitride. - A photoresist pattern PR1′ is formed on the
fifth insulation layer 142. The photoresist pattern PR1′ may include a first opening OP1′ that overlaps the etch-delaying pattern EDP″ and a second opening OP2′ that overlaps the first active pattern AP1. An upper surface of thefifth insulation layer 142 may be exposed through the first opening OP1′ and the second opening OP2′. - Referring to
FIG. 18 , the inorganic layers overlapping the first opening OP1′ and the second opening OP2′ are etched by a first etching process using the photoresist pattern PR1′ as a mask. In an embodiment, the first etching process may be a dry-etching process. - An etching depth of the inorganic layers may be properly adjusted as desired. In an embodiment, the
fifth insulation layer 142, thefourth insulation layer 136, thethird insulation layer 134, and thesecond insulation layer 132 may be removed in an area overlapping the second opening OP2′. However, the present disclosure is not limited thereto. The removed inorganic layers may be varied depending on thicknesses of the inorganic layers and the etching depth. For example, a portion of thefirst insulation layer 120 may be further removed in the area overlapping the second opening OP2′, or at least a portion of thesecond insulation layer 132 may remain in the area that overlaps the second opening OP2′. - The etching depth may be adjusted depending on an etching depth of a second etching process that follows the first etching process. In an embodiment, a thickness of the inorganic layers remaining in the area overlapping the second opening OP2′ after the first etching process may be similar to a thickness of the
fourth insulation layer 136. - In the same process as the above, the inorganic layers may be etched in an area overlapping the first opening OP1′. For example, the
fifth insulation layer 142 may be removed in an area overlapping the first opening OP1′. In an embodiment, at least a portion of the etch-delaying pattern EDP″ may be etched or removed. - The etch-delaying pattern EDP″ may include a different material from the inorganic layers, for example, a metal. Thus, the etch-delaying pattern EDP″ may have a different etching rate from the inorganic layers. For example, the etch-delaying pattern EDP″ may include molybdenum. Thus, the etch-delaying pattern EDP″ may reduce an etching depth in an area where the etch-delaying pattern EDP″ is disposed. For example, at least a portion of the etch-delaying pattern EDP″ may remain at the end of the first etching process. Thus, the
fourth insulation layer 136 that is disposed under the etch-delaying pattern EDP″ may not be etched by the first etching process. - Referring to
FIG. 19 , a portion of the etch-delaying pattern EDP″ that remains in the area overlapping the first opening OP1′ after the first etching process is removed to expose thefourth insulation layer 136 thereunder. - For example, the etch-delaying pattern EDP″ may be removed by a wet-etching process. Various etching compositions may be used for etching the etch-delaying pattern EDP″ depending on a material of the etch-delaying pattern EDP″.
- Referring to
FIG. 20 , the inorganic layers overlapping the first opening OP1′ and the second opening OP2′ are etched second time by a second etching process. In an embodiment, the second etching process may be a dry-etching process. - For example, the
fourth insulation layer 136 may be removed in the area overlapping the first opening OP1′ to form a second contact hole CH2 to expose an upper surface of the second active pattern AP2. Thefirst insulation layer 120 may be removed in the area overlapping the second opening OP2′ to form a first contact hole CH1 that exposes an upper surface of the first active pattern AP1. - Referring to
FIG. 21 , the photoresist pattern PRI is removed, and a first source metal pattern contacting the first and second active patterns AP1 and AP2 through the contact holes is formed. For example, the first source metal pattern may include a first source pattern SP1, a first drain pattern DP1, a second source pattern SP2, and a second drain pattern DP2. The first source pattern SP1 and the first drain pattern DP2 may electrically contact the first active pattern AP1. The second source pattern SP2 and the second drain pattern DP2 may electrically contact the second active pattern AP2. - For example, at least one of the second source pattern SP2 and the second drain pattern DP2 may contact the etch-delaying pattern EDP″. For example, the second source pattern SP2 may include a first portion SP2a that is disposed on the
fifth insulation layer 142, and a second portion SP2b that passes through the etch-delaying pattern EDP″ to electrically contact the second active pattern AP2. - Referring to
FIG. 22 , asixth insulation layer 152 is formed to cover the first source metal pattern. For example, thesixth insulation layer 152 may include an organic material such as a phenol resin, an acryl resin, a polyimide resin, a polyamide resin, a siloxane resin, an epoxy resin, or the like. Thesixth insulation layer 152 may be referred to as a first via insulation layer or a first organic insulation layer. - A second source metal pattern is formed on the
sixth insulation layer 152. For example, the second source metal pattern may include a connection electrode CE that passes through thesixth insulation layer 152 to electrically contact the first drain pattern DP1. For example, the second source metal pattern may include the same material as the first source metal pattern. - Thereafter, a
seventh insulation layer 162 is formed to cover the second source metal pattern. Theseventh insulation layer 162 may include an organic insulation material. Theseventh insulation layer 162 may be referred to as a second via insulation layer or a second organic insulation layer. - A first electrode EL1 of an organic light-emitting
diode 200 and a pixel-defining layer PDL are formed on theseventh insulation layer 162. An organic light-emitting layer OL is formed on the first electrode EL1. A second electrode EL2 is formed on the organic light-emitting layer OL. - An encapsulation layer EN may be formed on the organic light-emitting
diode 200. In an embodiment, the encapsulation layer EN may have a stacked structure including an inorganic thin film and an organic thin film. - In an embodiment, over-etching of the first and second active patterns AP1 and AP2 may be minimized in the second etching process that exposes the first and second active patterns AP1 and AP2 using the etch-delaying pattern EDP″. Thus, a damage to the first and second active patterns AP1 and AP2 may be prevented, and contact holes exposing the first and second active patterns AP1 and AP2 may be formed using the same mask.
- The embodiments disclosed herein may be applied to various display devices. Examples of the applicable display devices include, but are not limited to, a vehicle-display device, a ship-display device, an aircraft-display device, a portable communication device, a display device for displaying an image or for transferring information, a medical-display device, etc.
- The foregoing is illustrative of some embodiments of the present disclosure and is not to be construed as limiting thereof. Although some embodiments of the present disclosure have been described, those skilled in the art will readily appreciate that various modifications are possible in the disclosed embodiments without materially departing from the novel teachings and aspects of the present inventive concept. Accordingly, such modifications are intended to be included within the scope of the present inventive concept. Therefore, it is to be understood that the foregoing is illustrative of various embodiments and is not to be construed as limited to the specific embodiments disclosed, and that modifications to the disclosed embodiments, as well as other embodiments, are intended to be included within the scope of the present inventive concept, as set forth in the following claims and equivalents thereof.
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020200103455A KR20220022519A (en) | 2020-08-18 | 2020-08-18 | Display device and method for manufacturing the same |
KR10-2020-0103455 | 2020-08-18 |
Publications (1)
Publication Number | Publication Date |
---|---|
US20220059630A1 true US20220059630A1 (en) | 2022-02-24 |
Family
ID=80269805
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/317,695 Pending US20220059630A1 (en) | 2020-08-18 | 2021-05-11 | Display device and method for manufacturing the same |
Country Status (3)
Country | Link |
---|---|
US (1) | US20220059630A1 (en) |
KR (1) | KR20220022519A (en) |
CN (1) | CN114156311A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220020842A1 (en) * | 2020-07-20 | 2022-01-20 | Samsung Display Co., Ltd. | Display device |
Citations (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6028325A (en) * | 1995-12-09 | 2000-02-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device contact registration structure |
JP2000286423A (en) * | 1998-05-26 | 2000-10-13 | Matsushita Electric Ind Co Ltd | Thin-film transistor and its manufacture |
US6331476B1 (en) * | 1998-05-26 | 2001-12-18 | Mausushita Electric Industrial Co., Ltd. | Thin film transistor and producing method thereof |
JP2003007722A (en) * | 2001-06-25 | 2003-01-10 | Semiconductor Energy Lab Co Ltd | Semiconductor device and its manufacturing method |
US20050260804A1 (en) * | 2004-05-24 | 2005-11-24 | Tae-Wook Kang | Semiconductor device and method of fabricating the same |
US20070148831A1 (en) * | 2005-12-23 | 2007-06-28 | Mitsubishi Electric Corporation | Thin film transistor device, method for manufacturing the same and display apparatus having the same |
US20080135849A1 (en) * | 2006-12-12 | 2008-06-12 | Mitsubishi Electric Corporation | Thin film transistor and method of manufacturing the same |
KR20140062880A (en) * | 2012-11-15 | 2014-05-26 | 삼성디스플레이 주식회사 | Organinc light emitting display device and manufacturing method for the same |
KR20140062800A (en) * | 2012-11-15 | 2014-05-26 | 마호군 | Device for removing scale |
US20160307988A1 (en) * | 2015-04-17 | 2016-10-20 | Apple Inc. | Organic Light-Emitting Diode Displays with Silicon and Semiconducting Oxide Thin-Film Transistors |
CN106684154A (en) * | 2016-12-30 | 2017-05-17 | 信利(惠州)智能显示有限公司 | Film transistor and preparation method thereof, and array substrate |
CN107359177A (en) * | 2017-06-28 | 2017-11-17 | 武汉华星光电半导体显示技术有限公司 | A kind of preparation method of flexible back plate, liquid crystal display panel and OLED display panel |
US20180062105A1 (en) * | 2016-09-01 | 2018-03-01 | Innolux Corporation | Display device |
US20190027612A1 (en) * | 2016-03-29 | 2019-01-24 | Boe Technology Group Co., Ltd. | Thin-film transistor and manufacturing method thereof, array substrate, and display apparatus |
US20200066765A1 (en) * | 2018-08-23 | 2020-02-27 | Samsung Display Co., Ltd. | Display device and method of manufacturing the same |
US20200105799A1 (en) * | 2019-06-12 | 2020-04-02 | Xiamen Tianma Micro-Electronics Co., Ltd. | Array substrate and manufacturing method thereof, and display panel |
KR20200087912A (en) * | 2019-01-11 | 2020-07-22 | 삼성디스플레이 주식회사 | Organic light emitting diode display device and method of manufacturing organic light emitting diode display device |
US20210104588A1 (en) * | 2019-10-08 | 2021-04-08 | Samsung Display Co., Ltd. | Display device and method of manufacturing display device |
US20210143189A1 (en) * | 2019-11-08 | 2021-05-13 | Samsung Display Co., Ltd. | Display device and method of manufacturing display device |
US20210280613A1 (en) * | 2020-03-06 | 2021-09-09 | Samsung Display Co., Ltd. | Display substrate and display device including the same |
US20210296367A1 (en) * | 2020-03-18 | 2021-09-23 | Samsung Display Co., Ltd. | Display device and method of manufacturing the same |
US20210384282A1 (en) * | 2020-06-05 | 2021-12-09 | Samsung Display Co., Ltd. | Display device |
US20220005901A1 (en) * | 2020-07-02 | 2022-01-06 | Samsung Display Co., Ltd. | Display device |
US20220165825A1 (en) * | 2020-11-23 | 2022-05-26 | Samsung Display Co., Ltd. | Display device |
-
2020
- 2020-08-18 KR KR1020200103455A patent/KR20220022519A/en unknown
-
2021
- 2021-05-11 US US17/317,695 patent/US20220059630A1/en active Pending
- 2021-08-05 CN CN202110896144.XA patent/CN114156311A/en active Pending
Patent Citations (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6028325A (en) * | 1995-12-09 | 2000-02-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device contact registration structure |
JP2000286423A (en) * | 1998-05-26 | 2000-10-13 | Matsushita Electric Ind Co Ltd | Thin-film transistor and its manufacture |
US6331476B1 (en) * | 1998-05-26 | 2001-12-18 | Mausushita Electric Industrial Co., Ltd. | Thin film transistor and producing method thereof |
JP2003007722A (en) * | 2001-06-25 | 2003-01-10 | Semiconductor Energy Lab Co Ltd | Semiconductor device and its manufacturing method |
US20090275176A1 (en) * | 2004-05-24 | 2009-11-05 | Samsung Mobile Display Co., Ltd. | Semiconductor device and method of fabricating the same |
US20050260804A1 (en) * | 2004-05-24 | 2005-11-24 | Tae-Wook Kang | Semiconductor device and method of fabricating the same |
US20070148831A1 (en) * | 2005-12-23 | 2007-06-28 | Mitsubishi Electric Corporation | Thin film transistor device, method for manufacturing the same and display apparatus having the same |
US20080135849A1 (en) * | 2006-12-12 | 2008-06-12 | Mitsubishi Electric Corporation | Thin film transistor and method of manufacturing the same |
KR20140062880A (en) * | 2012-11-15 | 2014-05-26 | 삼성디스플레이 주식회사 | Organinc light emitting display device and manufacturing method for the same |
KR20140062800A (en) * | 2012-11-15 | 2014-05-26 | 마호군 | Device for removing scale |
US20160307988A1 (en) * | 2015-04-17 | 2016-10-20 | Apple Inc. | Organic Light-Emitting Diode Displays with Silicon and Semiconducting Oxide Thin-Film Transistors |
US20190027612A1 (en) * | 2016-03-29 | 2019-01-24 | Boe Technology Group Co., Ltd. | Thin-film transistor and manufacturing method thereof, array substrate, and display apparatus |
US20180062105A1 (en) * | 2016-09-01 | 2018-03-01 | Innolux Corporation | Display device |
CN106684154A (en) * | 2016-12-30 | 2017-05-17 | 信利(惠州)智能显示有限公司 | Film transistor and preparation method thereof, and array substrate |
CN107359177A (en) * | 2017-06-28 | 2017-11-17 | 武汉华星光电半导体显示技术有限公司 | A kind of preparation method of flexible back plate, liquid crystal display panel and OLED display panel |
US20200066765A1 (en) * | 2018-08-23 | 2020-02-27 | Samsung Display Co., Ltd. | Display device and method of manufacturing the same |
KR20200087912A (en) * | 2019-01-11 | 2020-07-22 | 삼성디스플레이 주식회사 | Organic light emitting diode display device and method of manufacturing organic light emitting diode display device |
US20200105799A1 (en) * | 2019-06-12 | 2020-04-02 | Xiamen Tianma Micro-Electronics Co., Ltd. | Array substrate and manufacturing method thereof, and display panel |
US20210104588A1 (en) * | 2019-10-08 | 2021-04-08 | Samsung Display Co., Ltd. | Display device and method of manufacturing display device |
US20210143189A1 (en) * | 2019-11-08 | 2021-05-13 | Samsung Display Co., Ltd. | Display device and method of manufacturing display device |
US20210280613A1 (en) * | 2020-03-06 | 2021-09-09 | Samsung Display Co., Ltd. | Display substrate and display device including the same |
US20210296367A1 (en) * | 2020-03-18 | 2021-09-23 | Samsung Display Co., Ltd. | Display device and method of manufacturing the same |
US20210384282A1 (en) * | 2020-06-05 | 2021-12-09 | Samsung Display Co., Ltd. | Display device |
US20220005901A1 (en) * | 2020-07-02 | 2022-01-06 | Samsung Display Co., Ltd. | Display device |
US20220165825A1 (en) * | 2020-11-23 | 2022-05-26 | Samsung Display Co., Ltd. | Display device |
Non-Patent Citations (7)
Title |
---|
Machine translation, Ishikawa, Japanese Pat. Pub. No. JP2003007722A, translation date: Jan. 18, 2024, Espacenet, all pages (Year: 2024) * |
Machine translation, Kawakita, Japanese Pat. Pub. No. JP-2000286423-A, translation date: Sept. 29, 2023, Clarivate Analytics, all pages. (Year: 2023) * |
Machine translation, Kim, Korean Pat. Pub. No. KR20200087912A, translation date: March 7, 2023, Espacenet, all pages. (Year: 2023) * |
Machine translation, Park, Korean Pat. Pub. No. 10-1990554B1, translation date: March 8, 2023, Espacenet, all pages. (Year: 2023) * |
Machine translation, Park, Korean Pat. Pub. No. KR10-1990554B1, translation date: March 8, 2023, Espacenet, all pages. (Year: 2023) * |
Machine translation, Suzuki, Chinese Pat. Pub. No. CN-106684154-A, translation date: Sept. 29, 2023, Clarivate Analytics, all pages. (Year: 2023) * |
Machine translation, Wang, Chinese Pat. Pub. No. CN107359177A, translation date: March 7, 2023, Espacenet, all pages. (Year: 2023) * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220020842A1 (en) * | 2020-07-20 | 2022-01-20 | Samsung Display Co., Ltd. | Display device |
US11730033B2 (en) * | 2020-07-20 | 2023-08-15 | Samsung Display Co., Ltd. | Display device |
Also Published As
Publication number | Publication date |
---|---|
KR20220022519A (en) | 2022-02-28 |
CN114156311A (en) | 2022-03-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US12004397B2 (en) | Display apparatus and method of manufacturing display apparatus | |
KR100875103B1 (en) | Organic light emitting display | |
US10797124B2 (en) | Organic light emitting display substrate and manufacturing method thereof | |
CN107452768B (en) | Organic light emitting diode display and method of manufacturing the same | |
US11832471B2 (en) | Inorganic layer structure in bending area of display device and method of providing the same | |
CN110718571A (en) | Display substrate, preparation method thereof and display device | |
US11545532B2 (en) | Display device and method of manufacturing the same | |
US11177340B2 (en) | Display device and method for manufacturing the same | |
US9911802B2 (en) | Display device and method for manufacturing the same | |
US11889738B2 (en) | Organic light-emitting display device and method for manufacturing the same | |
US11955558B2 (en) | Display device | |
US20230380256A1 (en) | Display device and method of manufacturing the same | |
US20220059630A1 (en) | Display device and method for manufacturing the same | |
US20210134851A1 (en) | Display device and method for manufacturing the same | |
US11991908B2 (en) | Display device having an expansion pattern connected to a power transfer wiring | |
US20240074234A1 (en) | Display device and method of providing the same | |
US20230131708A1 (en) | Display apparatus and method of providing display apparatus | |
US20220140013A1 (en) | Display apparatus including substrate hole | |
US20210249497A1 (en) | Display device and method for manufacturing display device | |
KR20230025618A (en) | Display apparatus and method of manufacturing the same | |
KR20140064550A (en) | Method of manufacturing thin film transistor array panel |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG DISPLAY CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHO, SUNGWON;JEONG, YU-GWANG;KIM, DAESOO;REEL/FRAME:056206/0467 Effective date: 20210303 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |