US20210193049A1 - Electronic Display with In-Pixel Compensation and Oxide Drive Transistors - Google Patents
Electronic Display with In-Pixel Compensation and Oxide Drive Transistors Download PDFInfo
- Publication number
- US20210193049A1 US20210193049A1 US17/075,587 US202017075587A US2021193049A1 US 20210193049 A1 US20210193049 A1 US 20210193049A1 US 202017075587 A US202017075587 A US 202017075587A US 2021193049 A1 US2021193049 A1 US 2021193049A1
- Authority
- US
- United States
- Prior art keywords
- transistor
- semiconducting
- oxide
- terminal
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
- G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3266—Details of drivers for scan electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2092—Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3275—Details of drivers for data electrodes
- G09G3/3291—Details of drivers for data electrodes in which the data driver supplies a variable data voltage for setting the current through, or the voltage across, the light-emitting elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
- H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1251—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs comprising TFTs having a different architecture, e.g. top- and bottom gate TFTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1255—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs integrated with passive devices, e.g. auxiliary capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1216—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/126—Shielding, e.g. light-blocking means over the TFTs
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0404—Matrix technologies
- G09G2300/0417—Special arrangements specific to the use of low carrier mobility technology
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0439—Pixel structures
- G09G2300/0465—Improved aperture ratio, e.g. by size reduction of the pixel circuit, e.g. for improving the pixel density or the maximum displayable luminance or brightness
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0819—Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
- G09G2300/0861—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0243—Details of the generation of driving signals
- G09G2310/0254—Control of polarity reversal in general, other than for liquid crystal displays
- G09G2310/0256—Control of polarity reversal in general, other than for liquid crystal displays with the purpose of reversing the voltage across a light emitting or modulating element within a pixel
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0209—Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0238—Improving the black level
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0247—Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes
Definitions
- This relates generally to electronic devices with displays and, more particularly, to display driver circuitry for displays such as organic-light-emitting diode displays.
- Electronic devices often include displays.
- cellular telephones and portable computers include displays for presenting information to users.
- displays for example, cellular telephones and portable computers include displays for presenting information to users.
- Displays such as organic light-emitting diode displays have an array of display pixels based on light-emitting diodes.
- each display pixel includes a light-emitting diode and thin-film transistors for controlling application of a signal to the light-emitting diode to produce light.
- An organic light-emitting diode display pixel includes a drive thin-film transistor connected to a data line via an access thin-film transistor.
- the access transistor may have a gate terminal that receives a scan signal via a corresponding scan line. Image data on the data line can be loaded into the display pixel by asserting the scan signal to turn on the access transistor.
- the display pixel further includes a current source transistor that provides current to the organic light-emitting diode to produce light.
- Transistors in an organic light-emitting diode display pixel may be subject to process, voltage, and temperature (PVT) variations. Due to such variations, transistor threshold voltages between different display pixels may vary. Variations in transistor threshold voltages can cause the display pixels to produce amounts of light that do not match a desired image. It is within this context that the embodiments herein arise.
- PVT process, voltage, and temperature
- An electronic device may include a display having an array of display pixels.
- the display pixels may be organic light-emitting diode display pixels.
- Each display pixel may include an organic light-emitting diode (OLED) that emits light, a drive transistor coupled in series with the OLED, first and second emission transistors coupled in series with the drive transistor and the OLED, a gate voltage setting transistor coupled between gate and drain terminals of the drive transistor, a single storage capacitor coupled across to the gate terminal of the drive transistor and the anode terminal of the OLED, a data loading transistor coupled between the source terminal of the drive transistor and a data line, and an initialization transistor coupled to the anode terminal of the OLED.
- OLED organic light-emitting diode
- the drive transistor, gate voltage setting transistor, and the initialization transistor may be implemented as semiconducting-oxide transistors, whereas the emission transistors and the data loading transistor may be implemented as p-type silicon transistors (e.g., PMOS LTPS thin-film transistors).
- Implementing the drive transistor as a semiconducting-oxide transistor mitigates the drive transistor threshold voltage hysteresis to improve first frame response at high refresh rates, reduces undesired luminance jumps at low refresh rates, and reduces image sticking.
- Implementing the gate voltage setting transistor as a semiconducting-oxide transistor reduces leakage at the gate terminal of the drive transistor.
- the initialization transistor as a semiconducting-oxide transistor allows the initialization transistor and at least one of the emission transistors to be controlled by a shared emission signal to reduce routing complexity. Moreover, having only two types of thin-film transistors (e.g., only semiconducting-oxide transistors and p-type silicon transistors) reduces the total number of lithographic masks needs and thus help to minimize manufacturing cost.
- a display pixel may undergo an initialization phase during which the initialization transistor is turned on to reset the anode terminal of the OLED.
- the initialization phase may be followed by one or more on-bias stress phases during which the data loading transistor is activated to load some data voltage at least partially onto the drive transistor.
- the optional on-bias stress phase may help further mitigate the drive transistor hysteresis and improve first frame response.
- the on-bias stress phase may be followed by a threshold voltage sampling and data loading phase, which is then followed by an emission phase. During the emission phase, the current flowing through the OLED will be independent of the drive transistor threshold voltage due to in-pixel threshold voltage cancellation.
- the semiconducting-oxide transistors such as the semiconducting-oxide drive transistor may be formed above the silicon transistors.
- the storage capacitor may be stacked above the semiconducting-oxide drive transistor so that the top plate of the storage capacitor at least partially covers the gate conductor of the semiconducting-oxide drive transistor. Configured in this way, the storage capacitor provides electrical shielding to reduce pixel crosstalk while also providing optical shielding to prevent stray light from impacting the operation of the semiconducting-oxide drive transistor.
- any one or more of the semiconducting-oxide transistor may have a dual/double gate configuration having a top gate conductor and a bottom gate conductor.
- the bottom gate conductor may serve as an additional light shield and may be optionally coupled to the source terminal or the gate terminal of that semiconducting-oxide transistor.
- FIG. 1 is a diagram of an illustrative electronic device having a display in accordance with an embodiment.
- FIG. 2 is a diagram of an illustrative display such as an organic light-emitting diode display having an array of organic light-emitting diode display pixels in accordance with an embodiment.
- FIG. 3A is a circuit diagram of an illustrative display pixel having a semiconducting-oxide drive transistor in accordance with an embodiment.
- FIG. 3B is a timing diagram illustrating one suitable way of operating the display pixel shown in FIG. 3A in accordance with an embodiment.
- FIG. 3C is a diagram showing an illustrative arrangement of gate driver circuits for driving an array of display pixels of the type shown in FIG. 3A in accordance with an embodiment.
- FIGS. 3D, 3E, and 3F are timing diagrams illustrating various suitable ways of operating the display pixel shown in FIG. 3A in accordance with an embodiment.
- FIG. 4A is a circuit diagram of an illustrative display pixel having a semiconducting-oxide drive transistor and a silicon initialization transistor in accordance with an embodiment.
- FIG. 4B is a timing diagram illustrating one suitable way of operating the display pixel shown in FIG. 4A in accordance with an embodiment.
- FIG. 5A is a circuit diagram of an illustrative display pixel having emission transistors and an initialization transistor that are controlled by a common emission signal in accordance with an embodiment.
- FIG. 5B is a timing diagram illustrating one suitable way of operating the display pixel shown in FIG. 5A in accordance with an embodiment.
- FIG. 6 is a circuit diagram of an illustrative display pixel having emission transistors controlled by a common emission signal and silicon initialization transistors in accordance with an embodiment.
- FIG. 7A is a circuit diagram of an illustrative display pixel that is controlled using two dedicated emission signals per row in accordance with an embodiment.
- FIG. 7B is a timing diagram illustrating one suitable way of operating the display pixel shown in FIG. 7A in accordance with an embodiment.
- FIG. 8A is a circuit diagram of a portion of a display pixel having a semiconducting-oxide drive transistor coupled to a storage capacitor in accordance with an embodiment.
- FIG. 8B is a cross-sectional side view of one suitable arrangement of the display pixel of FIG. 8A in accordance with an embodiment.
- FIG. 8C is a cross-sectional side view of another suitable arrangement of the display pixel of FIG. 8A where the storage capacitor is stacked on top of the semiconducting-oxide drive transistor in accordance with an embodiment.
- FIG. 8D is a top layout view showing how the bottom gate terminal of the semiconducting-oxide drive transistor may be connected to its source terminal in accordance with an embodiment.
- FIG. 8E is a top layout view showing how the bottom gate terminal of the semiconducting-oxide drive transistor may be connected to its top gate terminal in accordance with an embodiment.
- FIG. 9 is a cross-sectional side view showing a portion of the display pixel of FIG. 3A where two semiconducting-oxide transistors are formed in different layers in the display stack in accordance with an embodiment.
- Control circuitry 11 may include storage and processing circuitry for supporting the operation of device 10 .
- the storage and processing circuitry may include storage such as hard disk drive storage, nonvolatile memory (e.g., flash memory or other electrically-programmable-read-only memory configured to form a solid-state drive), volatile memory (e.g., static or dynamic random-access-memory), etc.
- Processing circuitry in control circuitry 11 may be used to control the operation of device 10 .
- the processing circuitry may be based on one or more microprocessors, microcontrollers, digital signal processors, baseband processors, power management units, audio codec chips, application-specific integrated circuits, programmable integrated circuits, etc.
- Input-output circuitry in device 10 such as input-output devices 12 may be used to allow data to be supplied to device 10 and to allow data to be provided from device 10 to external devices.
- Input-output devices 12 may include buttons, joysticks, click wheels, scrolling wheels, touch pads, key pads, keyboards, microphones, speakers, tone generators, vibrators, cameras, sensors, light-emitting diodes and other status indicators, data ports, etc.
- a user can control the operation of device 10 by supplying commands through input-output devices 12 and may receive status information and other output from device 10 using the output resources of input-output devices 12 .
- Display 14 may be a touch screen display that includes a touch sensor for gathering touch input from a user or display 14 may be insensitive to touch.
- a touch sensor for display 14 may be based on an array of capacitive touch sensor electrodes, acoustic touch sensor structures, resistive touch components, force-based touch sensor structures, a light-based touch sensor, or other suitable touch sensor arrangements.
- Control circuitry 11 may be used to run software on device 10 such as operating system code and applications. During operation of device 10 , the software running on control circuitry 11 may display images on display 14 in input-output devices.
- FIG. 2 is a diagram of an illustrative display such as an organic light-emitting diode display 14 having an array of organic light-emitting diode display pixels 22 .
- display 14 may have one or more layers such as substrate 24 . Layers such as substrate 24 may be formed from planar rectangular layers of material such as planar glass layers.
- Display 14 may have an array of display pixels 22 for displaying images for a user.
- the array of display pixels 22 may be formed from rows and columns of display pixel structures on substrate 24 . These structures may include thin-film transistors such as polysilicon thin-film transistors, semiconducting-oxide thin-film transistors, etc. There may be any suitable number of rows and columns in the array of display pixels 22 (e.g., ten or more, one hundred or more, or one thousand or more).
- Display driver circuitry such as display driver integrated circuit 16 may be coupled to conductive paths such as metal traces on substrate 24 using solder or conductive adhesive.
- Display driver integrated circuit 16 (sometimes referred to as a timing controller chip) may contain communications circuitry for communicating with system control circuitry over path 25 .
- Path 25 may be formed from traces on a flexible printed circuit or other cable.
- the system control circuitry may be located on a main logic board in an electronic device such as a cellular telephone, computer, television, set-top box, media player, portable electronic device, or other electronic equipment in which display 14 is being used. During operation, the system control circuitry may supply display driver integrated circuit 16 with information on images to be displayed on display 14 via path 25 .
- display driver integrated circuit 16 may supply clock signals and other control signals to display driver circuitry such as row driver circuitry 18 and column driver circuitry 20 .
- Row driver circuitry 18 and/or column driver circuitry 20 may be formed from one or more integrated circuits and/or one or more thin-film transistor circuits on substrate 24 .
- Row driver circuitry 18 may be located on the left and right edges of display 14 , on only a single edge of display 14 , or elsewhere in display 14 . During operation, row driver circuitry 18 may provide row control signals on horizontal lines 28 (sometimes referred to as row lines, “scan” lines, or “emission” lines). Row driver circuitry 18 may therefore sometimes be referred to as scan line driver circuitry or emission line driver circuitry. Row driver circuitry 18 may also be used to provide other row control signals, if desired.
- Column driver circuitry 20 may be used to provide data signals D from display driver integrated circuit 16 onto a plurality of corresponding vertical lines 26 .
- Column driver circuitry 20 may sometimes be referred to as data line driver circuitry or source driver circuitry.
- Vertical lines 26 are sometimes referred to as data lines.
- column driver circuitry 20 may optionally use paths such as vertical lines 26 to supply a reference voltage, an initialization signal, or other suitable bias voltage signal.
- display data is loaded into display pixels 22 using lines 26 .
- Each data line 26 is associated with a respective column of display pixels 22 .
- Sets of horizontal signal lines 28 run horizontally through display 14 . Power supply paths and other lines may also supply signals to pixels 22 .
- Each set of horizontal signal lines 28 is associated with a respective row of display pixels 22 .
- the number of horizontal signal lines in each row may be determined by the number of transistors in the display pixels 22 that are being controlled independently by the horizontal signal lines. Display pixels of different configurations may be operated by different numbers of control lines, data lines, power supply lines, scan lines, emission lines, reference voltage lines, initialization lines, etc.
- Row driver circuitry 18 may assert control signals on the row lines 28 in display 14 .
- driver circuitry 18 may receive clock signals and other control signals from display driver integrated circuit 16 and may, in response to the received signals, assert control signals in each row of display pixels 22 .
- Rows of display pixels 22 may be processed in sequence, with processing for each frame of image data starting at the top of the array of display pixels and ending at the bottom of the array (as an example). While the scan lines in a row are being asserted, the control signals and data signals that are provided to column driver circuitry 20 by circuitry 16 direct circuitry 20 to demultiplex and drive associated data signals D onto data lines 26 so that the display pixels in the row will be programmed with the display data appearing on the data lines D. The display pixels can then display the loaded display data.
- FIG. 3 is a circuit diagram of an illustrative organic light-emitting diode display pixel 22 in display 14 that is operable to support “in-pixel” threshold voltage compensation (e.g., a pixel configured to internally cancel out any threshold voltage dependence without any external current sensing operations). As shown in FIG.
- display pixel 22 may include an organic light-emitting diode such as OLED 304 , a storage capacitor such as capacitor Cst 1 , a drive transistor such as transistor Tdrive, a gate voltage setting transistor coupled across the gate (G) and drain (D) terminal of the drive transistor such as transistor Tgd, a first emission transistor such as transistor Tem 1 , a second emission transistor such as transistor Tem 2 , a data loading transistor such as transistor Tdata, and an initialization transistor such as transistor Tini.
- OLED 304 organic light-emitting diode
- storage capacitor such as capacitor Cst 1
- a drive transistor such as transistor Tdrive
- a gate voltage setting transistor coupled across the gate (G) and drain (D) terminal of the drive transistor such as transistor Tgd
- a first emission transistor such as transistor Tem 1
- a second emission transistor such as transistor Tem 2
- a data loading transistor such as transistor Tdata
- an initialization transistor such as transistor Tini.
- Pixel 22 may further be coupled to a positive power supply terminal 300 on which positive power supply voltage VDDEL is supplied and to a ground power supply terminal 302 on which ground power supply voltage VSSEL is supplied.
- Positive power supply voltage VDDEL may be 3 V, 4 V, 5 V, 6 V, 7 V, 2 to 8 V, or any suitable positive power supply voltage level.
- Ground power supply voltage VSSEL may be 0 V, +1 V, ⁇ 1 V, ⁇ 2 V, ⁇ 3 V, ⁇ 4 V, ⁇ 5 V, ⁇ 6V, ⁇ 7 V, or any suitable ground or negative power supply voltage level.
- the drive transistor Tdrive, the emission transistors Tem 1 and Tem 2 , and diode 304 may be coupled in series between power supply lines 300 and 302 .
- the Drive transistor Tdrive may have a drain terminal (labeled as Node 1 ), a gate terminal (labeled as Node 2 ), and a source terminal (labeled as Node 3 ).
- the first emission transistor Tem 1 may be coupled between power supply terminal 300 and Node 1
- the second emission transistor Tem 2 may be coupled between Node 3 and the anode terminal of diode 304 .
- the terms “source” and “drain” terminals of a transistor can sometimes be used interchangeably and may therefore sometimes be referred to as “source-drain” terminals.
- the first emission transistor Tem 1 has a gate terminal configured to receive emission signal EM(n+1) via emission line 312 ′
- the second emission transistor Tem 2 has a gate terminal configured to receive emission signal EM(n) via emission line 312 .
- the notation “(n)” indicates that the corresponding signal is generated using a gate driver associated with that row of display pixels
- the notation “(n+1)” indicates that the corresponding signal is generated using a gate driver associated with a subsequent row in the display pixel array.
- Both emission transistors Tem 1 and Tem 2 have to be on at the same time for an emission current to flow through the drive transistor to diode 304 .
- the state of drive transistor Tdrive controls the amount of current flowing from terminal 300 to terminal 302 through diode 304 , and therefore the amount of light emitted from diode 304 of display pixel 22 .
- Organic light-emitting diode 304 may have an associated parasitic capacitance COLED (not shown).
- Storage capacitor Cst 1 may have a first terminal that is coupled to Node 2 and a second terminal that is coupled to the anode terminal of diode 304 .
- Image data that is loaded into pixel 22 can be at least be partially stored on pixel 22 by using capacitor Cst 1 to hold charge throughout the emission phase.
- Transistor Tgd may have a drain terminal coupled to Node 1 , a gate terminal configured to receive scan signal SCAN 1 ( n ) via a first scan line 314 - 1 , and a source terminal coupled to Node 2 .
- Signal SCAN 1 ( n ) may be asserted (e.g., driven high or temporarily pulsed high) to turn on n-type transistor Tgd to short the drain and gate terminals of transistor Tdrive.
- a transistor configuration where the gate and drain terminals are shorted is sometimes referred to as a “diode-connected” arrangement.
- Gate setting transistor Tgd may therefore sometimes be referred to as a diode connecting transistor.
- Data loading transistor Tdata may have a source terminal coupled to data line 310 , a gate terminal configured to receive scan control signal SCAN 2 ( n ) via a second scan line 314 - 2 , and a drain terminal coupled to Node 3 . Configured in this way, signal SCAN 2 ( n ) can be asserted (e.g., driven low or temporarily pulsed low) to turn on transistor Tdata, which will allow a data signal from data line 310 to be loaded onto Node 3 .
- Initialization transistor Tini may have a drain terminal coupled to the anode terminal of diode 304 , a gate terminal configured to receive emission signal EM(n) via emission line 312 , and a source terminal coupled to an initialization line 308 .
- Initialization line 308 may be used to supply an initialization voltage Vini (e.g., a negative voltage such as ⁇ 1 V, ⁇ 2 V, ⁇ 3 V, ⁇ 4V, ⁇ 5 V, ⁇ 6 V, or other suitable voltage) to assist in turning off diode 304 when diode 304 is not in use.
- an initialization voltage Vini e.g., a negative voltage such as ⁇ 1 V, ⁇ 2 V, ⁇ 3 V, ⁇ 4V, ⁇ 5 V, ⁇ 6 V, or other suitable voltage
- emission signal EM(n) can be driven high or temporarily pulsed high to turn on transistor Tini to set the anode terminal to the initialization voltage Vini.
- gate setting transistor Tgd, drive transistor Tdrive, and initialization transistor Tini may be implemented using semiconducting-oxide transistors (e.g., a transistor with an n-type channel formed from semiconducting oxide such as indium gallium zinc oxide or IGZO or indium tin zinc oxide or ITZO), whereas the remaining transistors Tem 1 , Tem 2 , and Tdata may be thin-film transistors (TFTs) formed from a semiconductor such as silicon (e.g., polysilicon channel deposited using a low temperature process, sometimes referred to as LTPS or low-temperature polysilicon).
- TFTs thin-film transistors
- the semiconducting-oxide transistors in pixel 22 are denoted with a circle surrounding those transistors.
- Semiconducting-oxide transistors exhibit relatively lower leakage than silicon transistors, so implementing transistor Tgd as a semiconducting-oxide transistor can help prevent current from leaking at the gate terminal of transistor Tdrive and will help reduce flicker
- implementing the drive transistor Tdrive as a semiconducting-oxide transistor can help provide improved first frame response for high refresh rate operations (e.g., displays operating at a refresh rate of at least 60 Hz, at least 120 Hz, at least 240 Hz, etc.), can help reduce undesired luminance jumps for low refresh rate operations (e.g., displays operating at a refresh rate of 1 Hz, 2 Hz, 1-10 Hz, less than 30 Hz, less than 60 Hz, or other low rate), and can help reduce image sticking (i.e., the phenomenon where a current image resists changing to a new image).
- high refresh rate operations e.g., displays operating at a refresh rate of at least 60 Hz, at least 120 Hz, at least 240 Hz, etc.
- undesired luminance jumps for low refresh rate operations e.g., displays operating at a refresh rate of 1 Hz, 2 Hz, 1-10 Hz, less than 30 Hz, less than 60 Hz, or other low rate
- the amount of emission current flowing through each display pixel is dependent on the threshold voltage of the drive transistor.
- the drive transistor threshold voltage may also vary depending on the current value of the gate-to-source voltage Vgs of the drive transistor.
- the drive transistor threshold voltage may exhibit a first average level when Vgs is being raised from low to high, but may exhibit a second average level that is different than the first average level when Vgs is being lowered from high to low, thus yielding different current-voltage (I-V) characteristic curves.
- I-V current-voltage
- the threshold voltage of transistor Tdrive may experience hysteresis
- forming the drive transistor as a top-gate semiconducting-oxide transistor can help reduce the hysteresis (e.g., a top-gate IGZO transistor experiences less threshold voltage hysteresis than a silicon transistor).
- semiconducting-oxide transistors exhibit greater current sensitivity to temperature changes, so pixels 22 of the type shown in FIG. 3A having semiconducting-oxide drive transistors should be used in electronic devices with a well-controlled or manageable temperature profile across the display.
- transistor Tini as a semiconducting-oxide transistor enables transistors Tem 2 and Tini to be controlled by the same signal EM(n) since driving EM(n) low will turn on Tem 2 while turning off Tini and vice versa. Sharing signal EM(n) enables fewer row control lines to be formed, which reduces routing complexity. Forming pixel 22 using only n-type semiconducting-oxide transistors and only p-type silicon transistors obviates the need to form complementary n-type silicon transistors, which can help dramatically reduce the number of masks needed to manufacture pixel 22 and reduce cost.
- Control signals from display driver circuitry such as row driver circuitry 18 of FIG. 2 are supplied to control terminals such as row control lines 312 , 312 ′ 314 - 1 , and 314 - 2 .
- the semiconducting-oxide transistors in pixel 22 e.g., transistors Tdrive, Tgd, and Tini
- the p-channel silicon transistors in pixel 22 e.g., transistors Tem 1 , Tem 2 , and Tdata
- are “active-low” devices which are turned on by asserting or driving low their respective gate control voltages.
- any one or more of transistors Tem 1 , Tem 2 , and Tdata may be implemented as an n-type silicon transistor or a semiconducting-oxide transistor; any one or more of transistors Tdrive, Tgd, and Tini may be implemented as an n-type or p-type silicon transistor; pixel 22 may include one or more additional capacitors; pixel 22 may include more than six TFTs or less than six TFTs; pixel 22 may be controlled by more than two or less than two scan control lines; pixel 22 may be controlled by more than two or less than two emission control lines; just to name a few alternative arrangements.
- display pixel 22 may be operated in at least four different types of phases: (1) an initialization/reset phase, (2) an on-bias stress phase, (3) a threshold voltage sampling and data programming phase, and (4) an emission phase—not necessarily in this order.
- FIG. 3B is a timing diagram showing relevant signal waveforms that may be applied to display pixel 22 during the data refresh period for a given pixel row (n).
- emission signals EM(n) and EM(n+1) are both low, thereby turning on both emission transistors Tem 1 and Tem 2 , so pixel 22 is in the emission phase.
- signal EM(n) is driven high, which turns off transistor Tem 2 and temporality halts emission.
- Driving high EM(n) also turns on transistor Tini to load initialization voltage Vini onto the anode terminal of diode 304 (i.e., the anode terminal is set to Vini).
- the period from time t 1 to t 2 is therefore sometimes referred to as the “initialization” or “anode reset” phase.
- signal SCAN 1 ( n ) is also pulsed high for less than one row time ( ⁇ 1H), which turns on transistor Tgd. Activating transistor Tgd will pull Node 2 all the way up to VDDEL since transistor Tem 1 is still on. Operated in this way, the voltage across the storage capacitor Cst 1 will be reset to a predetermined voltage difference (VDDEL ⁇ Vini) by the end of the initialization phase.
- the drive transistor threshold voltage Vth can shift, such as when display 14 is transitioning from a black image to a white image or when transitioning from one gray level to another.
- This shift in drive transistor Vth (sometimes referred to herein as thin-film transistor “hysteresis”) can cause a reduction in luminance, which is otherwise known as “first frame dimming.”
- the saturation current Ids waveform as a function of Vgs of the drive transistor for a black frame might be slightly offset from the target Ids waveform as a function of Vgs of the drive transistor for a white frame. Without performing on-bias stress, the sampled Vth will correspond to the black frame and will therefore deviate from the target Ids waveform by quite a large margin.
- an on-bias stress phase may therefore be defined as an operation that applies a suitable bias voltage directly to the drive transistor during non-emission phases (e.g., such as by turning on the data loading transistor or the initialization transistor).
- signal SCAN 2 ( n ) is driven low, which turns on transistor Tdata to load some non-zero data values (e.g., data intended for at least some preceding rows such as rows (n ⁇ 2) and (n ⁇ 1) in the display pixel array) onto Node 3 .
- pre-biasing the source terminal of the drive transistor prior to the actual data programming period between t 4 -t 5 can help mitigate Vth hysteresis and prevent first frame dimming.
- signal SCAN 1 ( n ) is pulsed high, which temporarily activates transistor Tgd. Since signal SCAN 2 ( n ) remains low during this time, transistor Tdata will load the actual data signal intended for row n into the corresponding pixel 22 so that the voltage at Node 3 will be equal to Vdata. Since the drive transistor is currently in the diode-connected configuration (because Tgd is turned on to short the gate and drain terminals), the drive transistor will pull its gate voltage down to (Vdata+Vth), where Vth represents the threshold voltage of the drive transistor. At this point, the voltage across capacitor Cst 1 is now set to (Vdata+Vth ⁇ Vini).
- the drive transistor threshold voltage Vth has been successfully sampled and Vdata has been successfully programmed/written onto storage capacitor Cst 1 .
- the time period from t 4 to t 5 may therefore be referred to as the Vth sampling and data programming phase.
- signal SCAN 1 ( n ) is driven low to turn off transistor Tgd while signal SCAN 2 ( n ) is driven high to turn off transistor Tdata, thereby terminating the Vth sampling and data writing phase.
- FIG. 3A involves reusing emission signals from adjacent rows (e.g., signal EM(n+1) may be borrow and used in row n).
- FIG. 3C is a diagram showing an illustrative arrangement of gate driver circuits for driving an array of display pixels of the type shown in FIG. 3A . As shown in FIG. 3C , each row may have its own dedicated SCAN 1 (SC 1 ) and SCAN 2 (SC 2 ) driver circuit. However, the EM driver circuits may be shared between neighboring rows. In the example of FIG.
- the EM(n+1) driver circuit may control both the n th row and the (n+1) th row; the EM(n+2) driver circuit may drive both the (n+1) th row and the (n+2) th row; the EM(n+3) driver may be routed to both the (n+2) th row and the (n+3) th row; and so on.
- Driving the display pixel array using this staggered, sharing pattern can help reduce display border width.
- FIG. 3D is a timing diagram illustrating another suitable way for operating pixel 22 of the type shown in FIG. 3A . In contrast to FIG. 3A , the operation of FIG. 3D does not include an on-bias stress phase.
- emission signals EM(n) and EM(n+1) are both low, thereby turning on both emission transistors Tem 1 and Tem 2 , so pixel 22 is in the emission phase.
- signal EM(n) is driven high, which turns off transistor Tem 2 and temporality halts emission.
- Driving high signal EM(n) also turns on transistor Tini to load initialization voltage Vini onto the anode terminal of diode 304 (i.e., the anode terminal is set to Vini).
- the period from time t 1 to t 2 is therefore sometimes referred to as the “initialization” or “anode reset” phase.
- signal SCAN 1 ( n ) is also raised high, which turns on transistor Tgd.
- signal SCAN 2 ( n ) is pulsed low, which turns on transistor Tdata to load in a desired data value onto Node 3 . Since signal SCAN 1 ( n ) remains high during this time, the drive transistor remains in the diode-connected configuration, so both data signal Vdata and the drive transistor threshold voltage Vth will be sampled onto the storage capacitor Cst 1 .
- signal SCAN 1 ( n ) is driven low to turn off transistor Tgd while signal SCAN 2 ( n ) is driven high to turn off transistor Tdata, thereby terminating the Vth sampling and data programming phase.
- signals EM(n) and EM(n+1) are both low to start the emission phase. In the example of FIG. 3D , signal SCAN 1 ( n ) is held high from the start of the initialization phase until the end of the data programming phase (i.e., from time t 1 until t 4 ).
- FIG. 3E is a timing diagram illustrating another suitable way for operating pixel 22 during the data refresh period. Similar to the operation shown in FIG. 3B , the operation illustrated in FIG. 3E also includes an on-bias stress phase but implemented using a different scan line behavior. Prior to time t 1 , emission signals EM(n) and EM(n+1) are both low, so both emission transistors Tem 1 and Tem 2 are on during the emission phase. At time t 1 , signal EM(n) is driven high, which turns off transistor Tem 2 and temporality halts emission. Driving high EM(n) also turns on transistor Tini to load initialization voltage Vini onto the anode terminal of diode 304 (i.e., the anode terminal is set to Vini).
- the period from time t 1 to t 2 is therefore sometimes referred to as the “initialization” or “anode reset” phase.
- signal SCAN 1 ( n ) is also pulsed high, which turns on transistor Tgd. Activating transistor Tgd will pull Node 2 all the way up to VDDEL since transistor Tem 1 is still on.
- signal SCAN 2 ( n ) is pulsed low, which turns on transistor Tdata to load some non-zero data values (e.g., data signals intended for at least some preceding rows in the display pixel array) onto Node 3 .
- Pre-biasing the source terminal of the drive transistor prior to the actual data programming period between t 4 -t 5 can help mitigate Vth hysteresis and improve first frame response.
- This on-bias stress (OBS) phase may last from the start of the SCAN 2 ( n ) pulse at time t 3 until signal SCAN 1 ( n ) is driven high at time t 4 .
- signal SCAN 1 ( n ) is pulsed high, which temporarily activates transistor Tgd.
- signal SCAN 2 ( n ) is pulsed low to perform the Vth sampling and data writing phase. While signal SCAN 2 ( n ) is low from time t 5 -t 6 , transistor Tdata is turned on to load the actual data signal intended for row n into the corresponding pixel 22 so that the voltage at Node 3 will be equal to Vdata. Since the drive transistor is in the diode-connected configuration (because Tgd is turned on to short the gate and drain terminals), the drive transistor will pull its gate voltage down to (Vdata+Vth), where Vth represents the threshold voltage of the drive transistor.
- FIG. 3F is a timing diagram that illustrates yet another suitable way for operating pixel 22 of the type shown in FIG. 3A .
- the operation of FIG. 3F is similar to that shown and described in connection with FIG. 3E but the Vth sampling and data programming phase immediately follows the on-bias stress phase. This may be accomplished by aligning the second low pulse in SCAN 2 ( n ) with the rising edge of signal SCAN 1 ( n ) (see, e.g., at time t*).
- FIG. 4A is a circuit diagram showing another suitable arrangement of display pixel 22 .
- the pixel structure of FIG. 4A is similar to that shown and described in connection with FIG. 3A but the initialization transistor is instead implemented using a p-type silicon transistor.
- the initialization transistor such as transistor Tini′ is a p-channel silicon transistor. Since initialization transistor Tini′ should not be turned on during the emission phase, initialization transistor Tini′ cannot be controlled by signal EM(n) but is instead controlled using an inverted version of signal EM(n) denoted as signal EMB(n).
- transistors Tem 2 and Tini′ will never be on at the same time (e.g., when transistor Tem 2 is on, transistor Tini′ will be off and vice versa).
- the remaining components and connections of pixel 22 are similar to that already described in connection with FIG. 3A and need not be reiterated in detail.
- FIG. 4B is a timing diagram illustrating one suitable way of operating the display pixel shown in FIG. 4A .
- the waveforms of FIG. 4B are similar to that shown and described in connection with FIG. 4A but with an additional signal EMB(n).
- signal EMB(n) is an inverted version of signal EM(n).
- transistor Tinit′ will be turned on by a low signal EMB(n) starting from the beginning of the initialization period until when signal EMB(n) is driven high before the emission phase at time t′.
- the initialization/anode reset phase, the OBS phase, and the Vth sampling and data programming phase may be carried out in the way described above in connection with FIG. 3B and need not be repeated in detail.
- FIG. 5A is a circuit diagram showing yet another suitable implementation of display pixel 22 having at least two initialization transistors.
- pixel 22 may include transistor Tem 1 , transistor Tdrive, transistor Tem 2 , and diode 304 coupled in series between power supply terminals 300 and 302 .
- Storage capacitor Cst 1 may be coupled between Node 2 and the anode terminal of diode 304 .
- Transistor Tgd that is controlled by signal SCAN 1 ( n ) on scan line 314 - 1 may be coupled across Node 1 and Node 2 .
- Transistor Tdata that is controlled by signal SCAN 2 ( n ) on scan line 314 - 2 may be coupled to Node 3 .
- Pixel 22 may include a first initialization transistor Tini 1 coupled to the anode terminal of diode 304 .
- transistors Tgd, Tdrive, and Tini 1 may all be implemented as semiconducting-oxide transistors (see transistors surrounded by circles) while all remaining transistors are implemented as p-type silicon transistors. This configuration is, however, merely illustrative. In general, any portion of pixel 22 of FIG. 5A may be implemented as semiconducting-oxide transistors and/or n-type/p-type silicon transistors.
- transistors Tem 1 , Tem 2 , and Tini 1 have gate terminals that are all configured to receive emission signal EM(n). Sharing signal EM(n) among the three transistors in this way obviates the need to have another emission signal in row n. When arranged in this way, however, transistor Tem 1 is not able to pull Node 1 up to VDDEL during the non-emission phase when signal EM(n) is driven high. As a result, pixel 22 may be provided with a second initialization transistor Tin 2 coupled between power supply terminal 300 and Node 1 .
- Second initialization transistor Tin 2 may be a p-type silicon transistor like the rest of the silicon transistors within the pixel and may be controlled by signal SCAN 2 ( n ⁇ 1) routed from an immediately preceding pixel row via routing path 314 - 2 ′.
- Signal SCAN 2 ( n ⁇ 1) can be pulsed low during the non-emission phase to help set Node 1 to VDDEL during the initialization/anode reset phase.
- One such way of operating pixel 22 of FIG. 5A is illustrated in the timing diagram of FIG. 5B .
- emission signal EM(n) Prior to time t 0 , emission signal EM(n) is low, thereby turning on both emission transistors Tem 1 and Tem 2 , so pixel 22 is in the emission phase. At time t 0 , signal EM(n) is driven high to temporarily halt emission. At time t 1 , signal SCAN 1 ( n ) is driven high to turn on transistor Tgd while signal SCAN 2 ( n ⁇ 1) is pulsed low to temporarily activate second initialization transistor Tini 2 . Turning on both transistors Tgd and Tini 2 in this way initializes pixel 22 by setting Node 1 to positive power supply voltage VDDEL.
- signal EM(n) is also high, which enables first initialization transistor Tini 1 to load initialization voltage Vini onto the anode terminal of diode 304 (i.e., the anode terminal is set to Vini).
- the period from time t 1 to t 2 is therefore sometimes referred to as the “initialization” or “anode reset” phase.
- signal SCAN 2 ( n ) is pulsed low, which turns on transistor Tdata to load in a desired data value D(n) onto Node 3 . Since signal SCAN 1 ( n ) remains high during this time, the drive transistor remains in the diode-connected configuration, so both data signal Vdata and the drive transistor threshold voltage Vth will be sampled onto the storage capacitor Cst 1 .
- signal SCAN 1 ( n ) is driven low to turn off transistor Tgd while signal SCAN 2 ( n ) is driven high to turn off transistor Tdata, thereby ending the Vth sampling and data programming phase.
- signals EM(n) is driven low to start the emission phase.
- the Vth sampling and data programming phase immediately follows the initialization phase. This is merely illustrative and is not intended to limit the scope of the present embodiments. If desired, one or more OBS phases may be inserted between the initialization phase and the data programming phase, and/or one or more OBS phases may be inserted between the data programming phase and the emission phase.
- FIG. 6 is a circuit diagram showing yet another suitable arrangement of display pixel 22 .
- the pixel structure of FIG. 6 is similar to that shown and described in connection with FIG. 5A but the first initialization transistor Tini′ is instead implemented using a p-type silicon transistor.
- the initialization transistor such as transistor Tini′ is a p-channel silicon transistor. Since initialization transistor Tini′ should not be turned on during the emission phase, initialization transistor Tini′ should no longer be controlled by signal EM(n) but is instead controlled using an inverted version of signal EM(n) denoted as signal EMB(n).
- transistors Tem 2 and Tini′ will never be on at the same time (e.g., when transistor Tem 2 is on, transistor Tini′ will be off and vice versa).
- the remaining components and connections of pixel 22 are similar to that already described in connection with FIG. 5A and need not be reiterated in detail in order not to obscure the present embodiment.
- the operation of pixel 22 of FIG. 6 is identical to the timing diagram shown in FIG. 5B except with an additional inverted emission signal EMB(n) controlling transistor Tini 1 ′.
- FIG. 7A illustrates another suitable arrangement of display pixel 22 .
- the display pixel 22 of FIG. 7A has a similar pixel structure as that shown in FIG. 3A except the first emission transistor Tem 1 is configured to receive a second emission signal EM 2 ( n ) provided with emission line 312 ′′.
- row n has two dedicated emission lines 312 and 312 ′′.
- the remaining components and connections in pixel 22 are the same as that already described in connection with FIG. 3A and need not be described again in detail in order not to obscure the present embodiment.
- FIG. 7B is a timing diagram illustrating one suitable way of operating the display pixel shown in FIG. 7A in accordance with an embodiment.
- emission signals EM 1 ( n ) and EM 2 ( n ) are both low, so transistors Tem 1 and Tem 2 are both on to allow an emission current to flow from transistor Tdrive down through diode 304 .
- the initialization/anode reset phase occurs from time t 1 to t 2 .
- signal EM 1 ( n ) is driven high for ten row periods (10H) to turn off second emission transistor Tem 2 while signal SCAN 1 ( n ) is driven high for two row periods (2H) to turn on gate setting transistor Tgd. Since signal EM 2 ( n ) is still low, transistor Tem 1 is still on, which pulls Node 2 up to VDDEL.
- the high EM 1 ( n ) signal also turns on transistor Tini which loads in initialization voltage Vini onto the anode terminal of diode 304 .
- the initialization/AR reset phase terminates when signal EM 2 ( n ) is driven high for four row periods (4H) at time t 2 to disable transistor Tem 1 .
- the on-bias stress (OBS) phase occurs from time t 3 to t 4 .
- signal SCAN 2 ( n ) is pulsed low to temporarily activate transistor Tdata to load some non-zero data value onto Node 3 .
- the Vth and data sampling does not yet take place with transistor Tgd is currently in the off state (i.e., Node 2 is still at the previous initialized level of VDDEL).
- performing pre-stress in this way can help mitigate drive transistor Vth hysteresis and improve first frame response.
- the Vth sampling and data writing phase occurs from time t 5 to t 6 .
- signal SCAN 2 ( n ) is pulsed low while signal EM 2 ( n ) is driven high for four row periods (4H) and while signal SCAN 1 ( n ) is high.
- a desired data signal that is intended for row n may be loaded onto Node 3 using transistor Tdata while transistor Tem 1 is turned off (e.g., thereby allowing Node 1 to change voltage levels) and while transistor Tgd is turned on to place transistor Tdrive in the diode-connected configuration (e.g., thereby biasing both Node 1 and Node 2 to [Vdata+Vth]).
- both Vdata and Vth will be sampled onto storage capacitor Cst 1 .
- both signals EM 1 ( n ) and EM 2 ( n ) are driven low and will allow a corresponding amount of emission current to flow through OLED 304 .
- FIG. 8A is a circuit diagram showing only a portion of display pixel 22 .
- pixel 22 may include at least OLED 304 , transistor Tdrive (e.g., a drive transistor implemented as a semiconducting-oxide transistor), storage capacitor Cst 1 coupled across the gate terminal of the drive transistor and the anode terminal of the OLED 304 , and an emission transistor Tem (e.g., a transistor implemented as a p-type silicon transistor) coupled in series with the drive transistor and the OLED 304 .
- transistor Tdrive e.g., a drive transistor implemented as a semiconducting-oxide transistor
- storage capacitor Cst 1 coupled across the gate terminal of the drive transistor and the anode terminal of the OLED 304
- an emission transistor Tem e.g., a transistor implemented as a p-type silicon transistor
- pixel 22 may include additional transistors coupled to the gate terminal of the drive transistor, coupled to the drain terminal of the drive transistor, coupled to the source terminal of the drive transistor, and/or coupled to the anode terminal of the OLED (as indicated by the ellipses).
- the first terminal of the storage capacitor i.e., the terminal connected to the gate terminal of transistor Tdrive
- the second terminal of the storage capacitor i.e., the terminal connected to the anode terminal of the OLED
- the second terminal of the storage capacitor i.e., the terminal connected to the anode terminal of the OLED
- FIG. 8B is a cross-sectional side view showing one suitable arrangement of display pixel 22 of FIG. 8A .
- pixel 22 may include a substrate such as a polyimide substrate 800 , one or more buffer layers 802 formed on the substrate, active silicon material such as LTPS material 804 formed on buffer layers 802 , a first gate insulating (GI 1 ) layer 806 formed over the silicon material, a first gate conductor (GE 1 ) layer 808 formed on the first gate insulating layer 806 , a first interlayer dielectric (ILD 1 ) film 810 formed over the first gate conductor layer 808 , a second gate conductor (GE 2 ) layer 812 formed on the layer 810 , a second interlayer dielectric (ILD 2 ) film 814 formed over the second gate conductor layer 812 , active semiconducting-oxide material such as IGZO material 816 formed on layer 814 , a second gate insulating (GI 2 ) layer 818 formed
- active silicon material such
- At least one planarization layer PLN is formed over layer 822 .
- This arrangement is, however, merely illustrative and is not intended to limit the scope of the present embodiments.
- at least two planarization layers may be implemented in the overall display stack.
- the anode terminal may be formed on the one or more planarization layer(s) PLN.
- a pixel defining layer PDL may be formed over the anode layer.
- Pixel 22 may include other pixel structures such as an emissive layer, a cathode layer, and encapsulation layers, which are not shown and described herein in order not to obscure the present embodiments.
- semiconducting-oxide transistor Tdrive is formed above silicon transistor Tem.
- Drive transistor Tdrive may also be provided with a bottom gate light shield formed using layer 812 .
- storage capacitor Cst 1 has a first terminal implemented using layer 808 and a second terminal implemented using layer 812 .
- the top gate conductor 820 of transistor Tdrive is coupled to the first terminal of the storage capacitor, as shown schematically by dotted paths 890 - 1 and 890 - 2 .
- the second terminal of the storage capacitor is coupled to transistor Tem and the anode terminal through associated source-drain contact vias.
- FIG. 8C illustrates a cross section where the storage capacitor is stacked on top of the semiconducting-oxide drive transistor.
- pixel 22 may include a substrate/carrier such as a polyimide substrate 800 , one or more buffer layers 802 formed on the substrate, active silicon material such as LTPS material 804 formed on buffer layers 802 , a first gate insulating (GI 1 ) layer 806 formed over the silicon material 804 , a first gate conductor (GE 1 ) layer 808 formed on the first gate insulating layer 806 , an interlayer dielectric (ILD) film 811 formed over the first gate conductor layer 808 , active semiconducting-oxide material such as IGZO material 816 formed on layer 811 , a second gate insulating (GI 2 ) layer 818 formed over the semiconducting-oxide (IGZO) material 816 , an oxide gate (OxGE) layer 820 formed over the second gate insulating layer
- a substrate/carrier such as a poly
- At least one planarization layer PLN is formed over layer 825 .
- This arrangement is, however, merely illustrative and is not intended to limit the scope of the present embodiments.
- at least two planarization layers may be implemented in the overall display stack.
- the anode terminal may be formed on the one or more planarization layer(s) PLN.
- a pixel defining layer PDL may be formed over the anode layer.
- Pixel 22 may include other pixel structures such as an emissive layer, a cathode layer, and encapsulation layers, which are not shown and described herein in order not to obscure the present embodiments.
- semiconducting-oxide transistor Tdrive is formed above silicon transistor Tem.
- Drive transistor Tdrive may also be provided with a bottom gate structure formed using layer 808 .
- the bottom gate structure may serve as a light shield and/or as an active bottom gate in a dual/double gate semiconducting-oxide transistor.
- the bottom gate conductor can be shorted to the associated source terminal of the drive transistor (see, e.g., connection 880 - 1 in FIG. 8A ) or can be connected to the associated gate terminal of the drive transistor (see, e.g., connection 880 - 2 in FIG. 8A ).
- the bottom gate structure of the semiconducting-oxide drive transistor and the top gate conductor of silicon transistor Tem may also be formed from the same conductive layer (e.g., using layer 808 ).
- FIG. 8D is a top layout view showing how the bottom gate terminal of the semiconducting-oxide drive transistor may be connected to its source terminal.
- the source of transistor Tdrive may be coupled to its bottom gate structure GE 1 by forming contact holes 830 and 832 , as indicated by dotted connection path 880 - 1 .
- Contact hole 832 can be fabricated at the same time as contact hole 830 .
- Layer 834 may represent the source terminal of transistor Tdrive.
- Layer 808 may represent the bottom gate layer of transistor Tdrive.
- Layer 816 may represent the semiconducting-oxide material (e.g., IGZO, ITZO, etc.).
- Layer 840 may represent the GE 2 layer, which can be connected to the source of transistor Tdrive during the emission phase.
- Layer 820 may represent the top gate conductor of transistor Tdrive.
- Layer 842 may represent the drain terminal of transistor Tdrive.
- Layer 844 may represent the gate terminal of transistor Tdrive.
- FIG. 8E is a top layout view showing how the bottom gate terminal of the semiconducting-oxide drive transistor may be connected to its top gate terminal.
- the top gate structure of transistor Tdrive may be coupled to its bottom gate structure by forming contact holes 830 and 832 , as indicated by dotted connection path 880 - 2 .
- Contact hole 832 can be fabricated at the same time as contact hole 830 .
- Layer 834 may represent the source terminal of transistor Tdrive.
- Layer 808 may represent the bottom gate layer of transistor Tdrive.
- Layer 816 may represent the semiconducting-oxide material (e.g., IGZO, ITZO, etc.).
- Layer 840 may represent the GE 2 layer.
- Layer 820 may represent the top gate conductor of transistor Tdrive.
- Layer 842 may represent the drain terminal of transistor Tdrive.
- Layer 844 may represent the gate terminal of transistor Tdrive.
- storage capacitor Cst 1 may be stacked above the semiconducting-oxide transistor Tdrive.
- gate layer 820 serves simultaneously as the gate conductor of transistor Tdrive and as the bottom plate of capacitor Cst 1 .
- the topmost gate layer 823 may serve as the top plate of capacitor Cst 1 .
- the bottom place of capacitor Cst 1 may be coupled to the corresponding anode terminal of pixel 22 , as indicated by schematic connected path 892 .
- the gate conductor of semiconducting-oxide transistor Tdrive is now covered and shielded by topmost gate layer 823 . This is also shown in FIGS.
- shielding layer 840 is wider than the footprint of the top gate conductor 820 of Tdrive.
- any parasitic capacitance with the neighboring pixel will only be coupled to the bottom plate of capacitor Cst 1 , which is a low impedance node and is relatively less susceptible to pixel crosstalk compared with the embodiment of FIG. 8B .
- gate layer 840 can provide additional light shielding from above transistor Tdrive, which can allow for more flexible patterning of the anode layer.
- the shield 840 can also help prevent or mitigate hydrogen penetration into the channel of transistor Tdrive.
- the top capacitor electrode 840 may include different stacked metals.
- the top capacitor electrode may be formed using hydrogen-shielding material such as titanium or tungsten or other suitable hydrogen blocking material, which can optionally be combined with relatively higher-conductivity material such as molybdenum, aluminum, copper, silver or other relatively more conductive metals.
- hydrogen-shielding material such as titanium or tungsten or other suitable hydrogen blocking material, which can optionally be combined with relatively higher-conductivity material such as molybdenum, aluminum, copper, silver or other relatively more conductive metals.
- capacitor Cst 1 directly on top of semiconducting-oxide transistor Tdrive can help provide at the following technical advantages: (1) electrical shielding of the oxide gate conductor to mitigate any potential pixel crosstalk issues, (2) optical shielding of the semiconducting-oxide transistor to allow for more flexible anode layer patterning, and (3) shielding of hydrogen penetration into the channel region of the semiconducting-oxide transistor.
- any of the various semiconducting-oxide transistors in display pixels 22 may have the double gate structure shown in FIG. 8C , and the gate conductors of those transistors may be optionally shielded using the topmost GE 2 layer as shown in FIG. 8C .
- any additional capacitor may be stacked on top of one or more of the semiconducting-oxide transistors or on top of one or more of the LTPS transistors to provide desired electrical and/or optical protection.
- FIG. 9 is a cross-sectional side view showing a portion of the display pixel of FIG. 3A where two semiconducting-oxide transistors are formed in different layers in the display stack.
- the first semiconducting-oxide transistor Toxide 1 may have its active semiconducting-oxide layer (labeled as 816 - 1 ) formed directly on the first gate insulating (GI 1 ) layer 806
- the second semiconducting-oxide transistor Toxide 2 may have its active semiconducting-oxide layer (labeled as 816 - 2 ) formed directly on the oxide buffer layers 811 .
- layer 816 - 1 may be formed above layer 816 - 2 , and conversely layer 816 - 2 is formed below layer 816 - 1 .
- the gate 820 of transistor Toxide 1 and the gate 820 of transistor Toxide 2 may be formed in the same layer.
- the second gate insulating (GI 2 ) layer 818 may be formed immediately under gate layer 820 .
- a first oxide ILD layer 822 may be formed over layer 820 , and a second oxide ILD layer 825 may be formed on layer 822 .
- Transistor Toxide 1 may have a gate insulator thickness that is greater than, less than, or equal to the gate insulator thickness of transistor Toxide 2 .
- Toxide 1 may represent the drive transistor Tdrive
- Toxide 2 may represent either the gate setting transistor Tgd, initialization transistor Tini, or any other semiconducting-oxide transistor in pixel 22 (if present).
- Toxide 2 may represent the drive transistor Tdrive
- Toxide 1 may represent either the gate setting transistor Tgd, initialization transistor Tini, or any other semiconducting-oxide transistor in pixel 22 (if present).
- storage capacitor Cst may have a bottom plate formed using oxide gate layer 820 and a top plate formed using gate metal layer 823 .
- FIG. 9 shows only one planarization layer. This arrangement is, however, merely illustrative and is not intended to limit the scope of the present embodiments. If desired, at least two planarization layers may be implemented in the overall display stack. Such dual planarization layer configuration that can be used is described in detail in Ono et al. (a commonly owned U.S. patent application Ser. No. 15/729,330 filed on Oct. 10, 2017), which is incorporated herein by reference in its entirety. Moreover, the example of FIG.
- FIG. 9 shows storage capacitor Cst 1 formed laterally with respect to the semiconducting-oxide transistors Toxide 1 and Toxide 2 (see, e.g., capacitor Cst 1 with one electrode formed using OxGE and another electrode formed using GE 2 ).
- This configuration is also merely exemplary.
- the storage capacitor Cst 1 may be stacked on top of either Toxide 1 or Toxide 2 using an arrangement of the type shown in FIG. 8B to provide enhanced electrical, optical, and hydrogen penetration shielding.
Abstract
Description
- This application claims the benefit of provisional patent application No. 62/953,054, filed Dec. 23, 2019, which is hereby incorporated by reference herein in its entirety.
- This relates generally to electronic devices with displays and, more particularly, to display driver circuitry for displays such as organic-light-emitting diode displays.
- Electronic devices often include displays. For example, cellular telephones and portable computers include displays for presenting information to users.
- Displays such as organic light-emitting diode displays have an array of display pixels based on light-emitting diodes. In this type of display, each display pixel includes a light-emitting diode and thin-film transistors for controlling application of a signal to the light-emitting diode to produce light.
- An organic light-emitting diode display pixel includes a drive thin-film transistor connected to a data line via an access thin-film transistor. The access transistor may have a gate terminal that receives a scan signal via a corresponding scan line. Image data on the data line can be loaded into the display pixel by asserting the scan signal to turn on the access transistor. The display pixel further includes a current source transistor that provides current to the organic light-emitting diode to produce light.
- Transistors in an organic light-emitting diode display pixel may be subject to process, voltage, and temperature (PVT) variations. Due to such variations, transistor threshold voltages between different display pixels may vary. Variations in transistor threshold voltages can cause the display pixels to produce amounts of light that do not match a desired image. It is within this context that the embodiments herein arise.
- An electronic device may include a display having an array of display pixels. The display pixels may be organic light-emitting diode display pixels. Each display pixel may include an organic light-emitting diode (OLED) that emits light, a drive transistor coupled in series with the OLED, first and second emission transistors coupled in series with the drive transistor and the OLED, a gate voltage setting transistor coupled between gate and drain terminals of the drive transistor, a single storage capacitor coupled across to the gate terminal of the drive transistor and the anode terminal of the OLED, a data loading transistor coupled between the source terminal of the drive transistor and a data line, and an initialization transistor coupled to the anode terminal of the OLED.
- The drive transistor, gate voltage setting transistor, and the initialization transistor may be implemented as semiconducting-oxide transistors, whereas the emission transistors and the data loading transistor may be implemented as p-type silicon transistors (e.g., PMOS LTPS thin-film transistors). Implementing the drive transistor as a semiconducting-oxide transistor mitigates the drive transistor threshold voltage hysteresis to improve first frame response at high refresh rates, reduces undesired luminance jumps at low refresh rates, and reduces image sticking. Implementing the gate voltage setting transistor as a semiconducting-oxide transistor reduces leakage at the gate terminal of the drive transistor. Implementing the initialization transistor as a semiconducting-oxide transistor allows the initialization transistor and at least one of the emission transistors to be controlled by a shared emission signal to reduce routing complexity. Moreover, having only two types of thin-film transistors (e.g., only semiconducting-oxide transistors and p-type silicon transistors) reduces the total number of lithographic masks needs and thus help to minimize manufacturing cost.
- During normal operation, a display pixel may undergo an initialization phase during which the initialization transistor is turned on to reset the anode terminal of the OLED. The initialization phase may be followed by one or more on-bias stress phases during which the data loading transistor is activated to load some data voltage at least partially onto the drive transistor. The optional on-bias stress phase may help further mitigate the drive transistor hysteresis and improve first frame response. The on-bias stress phase may be followed by a threshold voltage sampling and data loading phase, which is then followed by an emission phase. During the emission phase, the current flowing through the OLED will be independent of the drive transistor threshold voltage due to in-pixel threshold voltage cancellation.
- The semiconducting-oxide transistors such as the semiconducting-oxide drive transistor may be formed above the silicon transistors. The storage capacitor may be stacked above the semiconducting-oxide drive transistor so that the top plate of the storage capacitor at least partially covers the gate conductor of the semiconducting-oxide drive transistor. Configured in this way, the storage capacitor provides electrical shielding to reduce pixel crosstalk while also providing optical shielding to prevent stray light from impacting the operation of the semiconducting-oxide drive transistor. If desired, any one or more of the semiconducting-oxide transistor may have a dual/double gate configuration having a top gate conductor and a bottom gate conductor. The bottom gate conductor may serve as an additional light shield and may be optionally coupled to the source terminal or the gate terminal of that semiconducting-oxide transistor.
-
FIG. 1 is a diagram of an illustrative electronic device having a display in accordance with an embodiment. -
FIG. 2 is a diagram of an illustrative display such as an organic light-emitting diode display having an array of organic light-emitting diode display pixels in accordance with an embodiment. -
FIG. 3A is a circuit diagram of an illustrative display pixel having a semiconducting-oxide drive transistor in accordance with an embodiment. -
FIG. 3B is a timing diagram illustrating one suitable way of operating the display pixel shown inFIG. 3A in accordance with an embodiment. -
FIG. 3C is a diagram showing an illustrative arrangement of gate driver circuits for driving an array of display pixels of the type shown inFIG. 3A in accordance with an embodiment. -
FIGS. 3D, 3E, and 3F are timing diagrams illustrating various suitable ways of operating the display pixel shown inFIG. 3A in accordance with an embodiment. -
FIG. 4A is a circuit diagram of an illustrative display pixel having a semiconducting-oxide drive transistor and a silicon initialization transistor in accordance with an embodiment. -
FIG. 4B is a timing diagram illustrating one suitable way of operating the display pixel shown inFIG. 4A in accordance with an embodiment. -
FIG. 5A is a circuit diagram of an illustrative display pixel having emission transistors and an initialization transistor that are controlled by a common emission signal in accordance with an embodiment. -
FIG. 5B is a timing diagram illustrating one suitable way of operating the display pixel shown inFIG. 5A in accordance with an embodiment. -
FIG. 6 is a circuit diagram of an illustrative display pixel having emission transistors controlled by a common emission signal and silicon initialization transistors in accordance with an embodiment. -
FIG. 7A is a circuit diagram of an illustrative display pixel that is controlled using two dedicated emission signals per row in accordance with an embodiment. -
FIG. 7B is a timing diagram illustrating one suitable way of operating the display pixel shown inFIG. 7A in accordance with an embodiment. -
FIG. 8A is a circuit diagram of a portion of a display pixel having a semiconducting-oxide drive transistor coupled to a storage capacitor in accordance with an embodiment. -
FIG. 8B is a cross-sectional side view of one suitable arrangement of the display pixel ofFIG. 8A in accordance with an embodiment. -
FIG. 8C is a cross-sectional side view of another suitable arrangement of the display pixel ofFIG. 8A where the storage capacitor is stacked on top of the semiconducting-oxide drive transistor in accordance with an embodiment. -
FIG. 8D is a top layout view showing how the bottom gate terminal of the semiconducting-oxide drive transistor may be connected to its source terminal in accordance with an embodiment. -
FIG. 8E is a top layout view showing how the bottom gate terminal of the semiconducting-oxide drive transistor may be connected to its top gate terminal in accordance with an embodiment. -
FIG. 9 is a cross-sectional side view showing a portion of the display pixel ofFIG. 3A where two semiconducting-oxide transistors are formed in different layers in the display stack in accordance with an embodiment. - An illustrative electronic device of the type that may be provided with an organic light-emitting diode (OLED) display is shown in
FIG. 1 . As shown inFIG. 1 ,electronic device 10 may havecontrol circuitry 11.Control circuitry 11 may include storage and processing circuitry for supporting the operation ofdevice 10. The storage and processing circuitry may include storage such as hard disk drive storage, nonvolatile memory (e.g., flash memory or other electrically-programmable-read-only memory configured to form a solid-state drive), volatile memory (e.g., static or dynamic random-access-memory), etc. Processing circuitry incontrol circuitry 11 may be used to control the operation ofdevice 10. The processing circuitry may be based on one or more microprocessors, microcontrollers, digital signal processors, baseband processors, power management units, audio codec chips, application-specific integrated circuits, programmable integrated circuits, etc. - Input-output circuitry in
device 10 such as input-output devices 12 may be used to allow data to be supplied todevice 10 and to allow data to be provided fromdevice 10 to external devices. Input-output devices 12 may include buttons, joysticks, click wheels, scrolling wheels, touch pads, key pads, keyboards, microphones, speakers, tone generators, vibrators, cameras, sensors, light-emitting diodes and other status indicators, data ports, etc. A user can control the operation ofdevice 10 by supplying commands through input-output devices 12 and may receive status information and other output fromdevice 10 using the output resources of input-output devices 12. - Input-
output devices 12 may include one or more displays such asdisplay 14.Display 14 may be a touch screen display that includes a touch sensor for gathering touch input from a user ordisplay 14 may be insensitive to touch. A touch sensor fordisplay 14 may be based on an array of capacitive touch sensor electrodes, acoustic touch sensor structures, resistive touch components, force-based touch sensor structures, a light-based touch sensor, or other suitable touch sensor arrangements. -
Control circuitry 11 may be used to run software ondevice 10 such as operating system code and applications. During operation ofdevice 10, the software running oncontrol circuitry 11 may display images ondisplay 14 in input-output devices. -
FIG. 2 is a diagram of an illustrative display such as an organic light-emittingdiode display 14 having an array of organic light-emittingdiode display pixels 22. As shown inFIG. 2 ,display 14 may have one or more layers such assubstrate 24. Layers such assubstrate 24 may be formed from planar rectangular layers of material such as planar glass layers.Display 14 may have an array ofdisplay pixels 22 for displaying images for a user. The array ofdisplay pixels 22 may be formed from rows and columns of display pixel structures onsubstrate 24. These structures may include thin-film transistors such as polysilicon thin-film transistors, semiconducting-oxide thin-film transistors, etc. There may be any suitable number of rows and columns in the array of display pixels 22 (e.g., ten or more, one hundred or more, or one thousand or more). - Display driver circuitry such as display driver integrated
circuit 16 may be coupled to conductive paths such as metal traces onsubstrate 24 using solder or conductive adhesive. Display driver integrated circuit 16 (sometimes referred to as a timing controller chip) may contain communications circuitry for communicating with system control circuitry overpath 25.Path 25 may be formed from traces on a flexible printed circuit or other cable. The system control circuitry may be located on a main logic board in an electronic device such as a cellular telephone, computer, television, set-top box, media player, portable electronic device, or other electronic equipment in which display 14 is being used. During operation, the system control circuitry may supply display driver integratedcircuit 16 with information on images to be displayed ondisplay 14 viapath 25. To display the images ondisplay pixels 22, display driver integratedcircuit 16 may supply clock signals and other control signals to display driver circuitry such asrow driver circuitry 18 andcolumn driver circuitry 20.Row driver circuitry 18 and/orcolumn driver circuitry 20 may be formed from one or more integrated circuits and/or one or more thin-film transistor circuits onsubstrate 24. -
Row driver circuitry 18 may be located on the left and right edges ofdisplay 14, on only a single edge ofdisplay 14, or elsewhere indisplay 14. During operation,row driver circuitry 18 may provide row control signals on horizontal lines 28 (sometimes referred to as row lines, “scan” lines, or “emission” lines).Row driver circuitry 18 may therefore sometimes be referred to as scan line driver circuitry or emission line driver circuitry.Row driver circuitry 18 may also be used to provide other row control signals, if desired. -
Column driver circuitry 20 may be used to provide data signals D from display driver integratedcircuit 16 onto a plurality of correspondingvertical lines 26.Column driver circuitry 20 may sometimes be referred to as data line driver circuitry or source driver circuitry.Vertical lines 26 are sometimes referred to as data lines. During compensation operations,column driver circuitry 20 may optionally use paths such asvertical lines 26 to supply a reference voltage, an initialization signal, or other suitable bias voltage signal. During programming operations, display data is loaded intodisplay pixels 22 usinglines 26. - Each
data line 26 is associated with a respective column ofdisplay pixels 22. Sets ofhorizontal signal lines 28 run horizontally throughdisplay 14. Power supply paths and other lines may also supply signals topixels 22. Each set ofhorizontal signal lines 28 is associated with a respective row ofdisplay pixels 22. The number of horizontal signal lines in each row may be determined by the number of transistors in thedisplay pixels 22 that are being controlled independently by the horizontal signal lines. Display pixels of different configurations may be operated by different numbers of control lines, data lines, power supply lines, scan lines, emission lines, reference voltage lines, initialization lines, etc. -
Row driver circuitry 18 may assert control signals on the row lines 28 indisplay 14. For example,driver circuitry 18 may receive clock signals and other control signals from display driver integratedcircuit 16 and may, in response to the received signals, assert control signals in each row ofdisplay pixels 22. Rows ofdisplay pixels 22 may be processed in sequence, with processing for each frame of image data starting at the top of the array of display pixels and ending at the bottom of the array (as an example). While the scan lines in a row are being asserted, the control signals and data signals that are provided tocolumn driver circuitry 20 bycircuitry 16direct circuitry 20 to demultiplex and drive associated data signals D ontodata lines 26 so that the display pixels in the row will be programmed with the display data appearing on the data lines D. The display pixels can then display the loaded display data. - In practice, transistors in
display pixel 22 may be subject to process, voltage, and temperature (PVT) variations. Due to such variations, transistor threshold voltages betweendifferent display pixels 22 may vary and can potentially causepixels 22 to produce amounts of light that do not match a desired image.FIG. 3 is a circuit diagram of an illustrative organic light-emittingdiode display pixel 22 indisplay 14 that is operable to support “in-pixel” threshold voltage compensation (e.g., a pixel configured to internally cancel out any threshold voltage dependence without any external current sensing operations). As shown inFIG. 3 ,display pixel 22 may include an organic light-emitting diode such asOLED 304, a storage capacitor such as capacitor Cst1, a drive transistor such as transistor Tdrive, a gate voltage setting transistor coupled across the gate (G) and drain (D) terminal of the drive transistor such as transistor Tgd, a first emission transistor such as transistor Tem1, a second emission transistor such as transistor Tem2, a data loading transistor such as transistor Tdata, and an initialization transistor such as transistor Tini. -
Pixel 22 may further be coupled to a positivepower supply terminal 300 on which positive power supply voltage VDDEL is supplied and to a groundpower supply terminal 302 on which ground power supply voltage VSSEL is supplied. Positive power supply voltage VDDEL may be 3 V, 4 V, 5 V, 6 V, 7 V, 2 to 8 V, or any suitable positive power supply voltage level. Ground power supply voltage VSSEL may be 0 V, +1 V, −1 V, −2 V, −3 V, −4 V, −5 V, −6V, −7 V, or any suitable ground or negative power supply voltage level. The drive transistor Tdrive, the emission transistors Tem1 and Tem2, anddiode 304 may be coupled in series betweenpower supply lines FIG. 3A , the first emission transistor Tem1 may be coupled betweenpower supply terminal 300 and Node1, whereas the second emission transistor Tem2 may be coupled between Node3 and the anode terminal ofdiode 304. The terms “source” and “drain” terminals of a transistor can sometimes be used interchangeably and may therefore sometimes be referred to as “source-drain” terminals. - The first emission transistor Tem1 has a gate terminal configured to receive emission signal EM(n+1) via
emission line 312′, whereas the second emission transistor Tem2 has a gate terminal configured to receive emission signal EM(n) viaemission line 312. The notation “(n)” indicates that the corresponding signal is generated using a gate driver associated with that row of display pixels, whereas the notation “(n+1)” indicates that the corresponding signal is generated using a gate driver associated with a subsequent row in the display pixel array. Both emission transistors Tem1 and Tem2 have to be on at the same time for an emission current to flow through the drive transistor todiode 304. The state of drive transistor Tdrive controls the amount of current flowing fromterminal 300 to terminal 302 throughdiode 304, and therefore the amount of light emitted fromdiode 304 ofdisplay pixel 22. Organic light-emittingdiode 304 may have an associated parasitic capacitance COLED (not shown). - Storage capacitor Cst1 may have a first terminal that is coupled to Node2 and a second terminal that is coupled to the anode terminal of
diode 304. Image data that is loaded intopixel 22 can be at least be partially stored onpixel 22 by using capacitor Cst1 to hold charge throughout the emission phase. - Transistor Tgd may have a drain terminal coupled to Node1, a gate terminal configured to receive scan signal SCAN1(n) via a first scan line 314-1, and a source terminal coupled to Node2. Signal SCAN1(n) may be asserted (e.g., driven high or temporarily pulsed high) to turn on n-type transistor Tgd to short the drain and gate terminals of transistor Tdrive. A transistor configuration where the gate and drain terminals are shorted is sometimes referred to as a “diode-connected” arrangement. Gate setting transistor Tgd may therefore sometimes be referred to as a diode connecting transistor.
- Data loading transistor Tdata may have a source terminal coupled to
data line 310, a gate terminal configured to receive scan control signal SCAN2(n) via a second scan line 314-2, and a drain terminal coupled to Node3. Configured in this way, signal SCAN2(n) can be asserted (e.g., driven low or temporarily pulsed low) to turn on transistor Tdata, which will allow a data signal fromdata line 310 to be loaded onto Node3. - Initialization transistor Tini may have a drain terminal coupled to the anode terminal of
diode 304, a gate terminal configured to receive emission signal EM(n) viaemission line 312, and a source terminal coupled to aninitialization line 308.Initialization line 308 may be used to supply an initialization voltage Vini (e.g., a negative voltage such as −1 V, −2 V, −3 V, −4V, −5 V, −6 V, or other suitable voltage) to assist in turning offdiode 304 whendiode 304 is not in use. Configured in this way, emission signal EM(n) can be driven high or temporarily pulsed high to turn on transistor Tini to set the anode terminal to the initialization voltage Vini. - In the example of
FIG. 3A , gate setting transistor Tgd, drive transistor Tdrive, and initialization transistor Tini may be implemented using semiconducting-oxide transistors (e.g., a transistor with an n-type channel formed from semiconducting oxide such as indium gallium zinc oxide or IGZO or indium tin zinc oxide or ITZO), whereas the remaining transistors Tem1, Tem2, and Tdata may be thin-film transistors (TFTs) formed from a semiconductor such as silicon (e.g., polysilicon channel deposited using a low temperature process, sometimes referred to as LTPS or low-temperature polysilicon). The semiconducting-oxide transistors inpixel 22 are denoted with a circle surrounding those transistors. Semiconducting-oxide transistors exhibit relatively lower leakage than silicon transistors, so implementing transistor Tgd as a semiconducting-oxide transistor can help prevent current from leaking at the gate terminal of transistor Tdrive and will help reduce flicker. - In accordance with an embodiment, implementing the drive transistor Tdrive as a semiconducting-oxide transistor can help provide improved first frame response for high refresh rate operations (e.g., displays operating at a refresh rate of at least 60 Hz, at least 120 Hz, at least 240 Hz, etc.), can help reduce undesired luminance jumps for low refresh rate operations (e.g., displays operating at a refresh rate of 1 Hz, 2 Hz, 1-10 Hz, less than 30 Hz, less than 60 Hz, or other low rate), and can help reduce image sticking (i.e., the phenomenon where a current image resists changing to a new image).
- As described above, the amount of emission current flowing through each display pixel is dependent on the threshold voltage of the drive transistor. The drive transistor threshold voltage may also vary depending on the current value of the gate-to-source voltage Vgs of the drive transistor. For example, the drive transistor threshold voltage may exhibit a first average level when Vgs is being raised from low to high, but may exhibit a second average level that is different than the first average level when Vgs is being lowered from high to low, thus yielding different current-voltage (I-V) characteristic curves. This dependence of the threshold voltage on the actual Vgs value is sometimes referred to as transistor “hysteresis,” and if care is not taken, this hysteresis can negatively impact the performance of the display pixel.
- Since the threshold voltage of transistor Tdrive may experience hysteresis, forming the drive transistor as a top-gate semiconducting-oxide transistor can help reduce the hysteresis (e.g., a top-gate IGZO transistor experiences less threshold voltage hysteresis than a silicon transistor). In such scenarios, it may be desirable to form all of the semiconducting-oxide transistors Tdrive, Tgd, and Tini as top-gate oxide transistors to help simplify manufacturing steps. Compared to silicon transistors, semiconducting-oxide transistors exhibit greater current sensitivity to temperature changes, so
pixels 22 of the type shown inFIG. 3A having semiconducting-oxide drive transistors should be used in electronic devices with a well-controlled or manageable temperature profile across the display. - Moreover, implementing transistor Tini as a semiconducting-oxide transistor enables transistors Tem2 and Tini to be controlled by the same signal EM(n) since driving EM(n) low will turn on Tem2 while turning off Tini and vice versa. Sharing signal EM(n) enables fewer row control lines to be formed, which reduces routing complexity. Forming
pixel 22 using only n-type semiconducting-oxide transistors and only p-type silicon transistors obviates the need to form complementary n-type silicon transistors, which can help dramatically reduce the number of masks needed to manufacturepixel 22 and reduce cost. - Control signals from display driver circuitry such as
row driver circuitry 18 ofFIG. 2 are supplied to control terminals such asrow control lines - The pixel structure shown and described in connection with
FIG. 3A is merely illustrative and is not intended to limit the scope of the present embodiments. If desired, any one or more of transistors Tem1, Tem2, and Tdata may be implemented as an n-type silicon transistor or a semiconducting-oxide transistor; any one or more of transistors Tdrive, Tgd, and Tini may be implemented as an n-type or p-type silicon transistor;pixel 22 may include one or more additional capacitors;pixel 22 may include more than six TFTs or less than six TFTs;pixel 22 may be controlled by more than two or less than two scan control lines;pixel 22 may be controlled by more than two or less than two emission control lines; just to name a few alternative arrangements. - During normal data refresh period,
display pixel 22 may be operated in at least four different types of phases: (1) an initialization/reset phase, (2) an on-bias stress phase, (3) a threshold voltage sampling and data programming phase, and (4) an emission phase—not necessarily in this order.FIG. 3B is a timing diagram showing relevant signal waveforms that may be applied to displaypixel 22 during the data refresh period for a given pixel row (n). - Prior to time t1, emission signals EM(n) and EM(n+1) are both low, thereby turning on both emission transistors Tem1 and Tem2, so
pixel 22 is in the emission phase. At time t1, signal EM(n) is driven high, which turns off transistor Tem2 and temporality halts emission. Driving high EM(n) also turns on transistor Tini to load initialization voltage Vini onto the anode terminal of diode 304 (i.e., the anode terminal is set to Vini). The period from time t1 to t2 is therefore sometimes referred to as the “initialization” or “anode reset” phase. During the anode reset period, signal SCAN1(n) is also pulsed high for less than one row time (<1H), which turns on transistor Tgd. Activating transistor Tgd will pull Node2 all the way up to VDDEL since transistor Tem1 is still on. Operated in this way, the voltage across the storage capacitor Cst1 will be reset to a predetermined voltage difference (VDDEL−Vini) by the end of the initialization phase. - In certain situations, the drive transistor threshold voltage Vth can shift, such as when
display 14 is transitioning from a black image to a white image or when transitioning from one gray level to another. This shift in drive transistor Vth (sometimes referred to herein as thin-film transistor “hysteresis”) can cause a reduction in luminance, which is otherwise known as “first frame dimming.” For example, the saturation current Ids waveform as a function of Vgs of the drive transistor for a black frame might be slightly offset from the target Ids waveform as a function of Vgs of the drive transistor for a white frame. Without performing on-bias stress, the sampled Vth will correspond to the black frame and will therefore deviate from the target Ids waveform by quite a large margin. By performing on-bias stress, the sampled Vth will correspond to Vdata and will therefore be much closer to the target Ids curve. Performing the on-bias stress phase to bias the Vgs of the drive transistor with some data signal before sampling Vth can therefore help mitigate hysteresis and improve first frame response. An on-bias stress phase may therefore be defined as an operation that applies a suitable bias voltage directly to the drive transistor during non-emission phases (e.g., such as by turning on the data loading transistor or the initialization transistor). At time t3, signal SCAN2(n) is driven low, which turns on transistor Tdata to load some non-zero data values (e.g., data intended for at least some preceding rows such as rows (n−2) and (n−1) in the display pixel array) onto Node3. Pre-biasing the source terminal of the drive transistor prior to the actual data programming period between t4-t5 can help mitigate Vth hysteresis and prevent first frame dimming. - At time t4, signal SCAN1(n) is pulsed high, which temporarily activates transistor Tgd. Since signal SCAN2(n) remains low during this time, transistor Tdata will load the actual data signal intended for row n into the corresponding
pixel 22 so that the voltage at Node3 will be equal to Vdata. Since the drive transistor is currently in the diode-connected configuration (because Tgd is turned on to short the gate and drain terminals), the drive transistor will pull its gate voltage down to (Vdata+Vth), where Vth represents the threshold voltage of the drive transistor. At this point, the voltage across capacitor Cst1 is now set to (Vdata+Vth−Vini). Operated in this way, the drive transistor threshold voltage Vth has been successfully sampled and Vdata has been successfully programmed/written onto storage capacitor Cst1. The time period from t4 to t5 may therefore be referred to as the Vth sampling and data programming phase. At time t5, signal SCAN1(n) is driven low to turn off transistor Tgd while signal SCAN2(n) is driven high to turn off transistor Tdata, thereby terminating the Vth sampling and data writing phase. - At time t6, signals EM(n) and EM(n+1) are both low, thereby turning on transistors Tem1 and Tem1 and thus starting the emission phase. During the emission period, Node3 may be pulled up to VDDEL. The resulting gate-to-source voltage Vgs of transistor Tdrive will therefore be some function of (Vdata+Vth−Vini) as sampled by storage capacitor Cst1. Since the final emission current is proportional to Vgs minus Vth, the emission current will be independent of Vth since (Vgs−Vth) will be equal to (Vdata+Vth−Vini−Vth), where Vth cancels out. This type of operating scheme where the drive transistor threshold voltage is internally sampled and canceled out is sometimes referred to as “in-pixel” threshold voltage compensation.
- The example of
FIG. 3A involves reusing emission signals from adjacent rows (e.g., signal EM(n+1) may be borrow and used in row n).FIG. 3C is a diagram showing an illustrative arrangement of gate driver circuits for driving an array of display pixels of the type shown inFIG. 3A . As shown inFIG. 3C , each row may have its own dedicated SCAN1 (SC1) and SCAN2 (SC2) driver circuit. However, the EM driver circuits may be shared between neighboring rows. In the example ofFIG. 3C , the EM(n+1) driver circuit may control both the nth row and the (n+1)th row; the EM(n+2) driver circuit may drive both the (n+1)th row and the (n+2)th row; the EM(n+3) driver may be routed to both the (n+2)th row and the (n+3)th row; and so on. Driving the display pixel array using this staggered, sharing pattern can help reduce display border width. - As described above in connection with
FIG. 3A , implementing the drive transistor as a semiconducting-oxide transistor can already help mitigate any undesired hysteresis. The on-bias stress (OBS) phase shown inFIG. 3B can help further suppress any remaining hysteresis. In scenarios where the hysteresis is already managed at an acceptable level via the use of a semiconducting-oxide drive transistor, the on-bias stress phase can be skipped to help improve the speed of the overall refresh operation and reduce power consumption.FIG. 3D is a timing diagram illustrating another suitable way for operatingpixel 22 of the type shown inFIG. 3A . In contrast toFIG. 3A , the operation ofFIG. 3D does not include an on-bias stress phase. - Prior to time t1, emission signals EM(n) and EM(n+1) are both low, thereby turning on both emission transistors Tem1 and Tem2, so
pixel 22 is in the emission phase. At time t1, signal EM(n) is driven high, which turns off transistor Tem2 and temporality halts emission. Driving high signal EM(n) also turns on transistor Tini to load initialization voltage Vini onto the anode terminal of diode 304 (i.e., the anode terminal is set to Vini). The period from time t1 to t2 is therefore sometimes referred to as the “initialization” or “anode reset” phase. During the anode reset period, signal SCAN1(n) is also raised high, which turns on transistor Tgd. - At time t3, signal SCAN2(n) is pulsed low, which turns on transistor Tdata to load in a desired data value onto Node3. Since signal SCAN1(n) remains high during this time, the drive transistor remains in the diode-connected configuration, so both data signal Vdata and the drive transistor threshold voltage Vth will be sampled onto the storage capacitor Cst1. At time t4, signal SCAN1(n) is driven low to turn off transistor Tgd while signal SCAN2(n) is driven high to turn off transistor Tdata, thereby terminating the Vth sampling and data programming phase. At time t5, signals EM(n) and EM(n+1) are both low to start the emission phase. In the example of
FIG. 3D , signal SCAN1(n) is held high from the start of the initialization phase until the end of the data programming phase (i.e., from time t1 until t4). -
FIG. 3E is a timing diagram illustrating another suitable way for operatingpixel 22 during the data refresh period. Similar to the operation shown inFIG. 3B , the operation illustrated inFIG. 3E also includes an on-bias stress phase but implemented using a different scan line behavior. Prior to time t1, emission signals EM(n) and EM(n+1) are both low, so both emission transistors Tem1 and Tem2 are on during the emission phase. At time t1, signal EM(n) is driven high, which turns off transistor Tem2 and temporality halts emission. Driving high EM(n) also turns on transistor Tini to load initialization voltage Vini onto the anode terminal of diode 304 (i.e., the anode terminal is set to Vini). The period from time t1 to t2 is therefore sometimes referred to as the “initialization” or “anode reset” phase. During the anode reset period, signal SCAN1(n) is also pulsed high, which turns on transistor Tgd. Activating transistor Tgd will pull Node2 all the way up to VDDEL since transistor Tem1 is still on. - At time t3, signal SCAN2(n) is pulsed low, which turns on transistor Tdata to load some non-zero data values (e.g., data signals intended for at least some preceding rows in the display pixel array) onto Node3. Pre-biasing the source terminal of the drive transistor prior to the actual data programming period between t4-t5 can help mitigate Vth hysteresis and improve first frame response. This on-bias stress (OBS) phase may last from the start of the SCAN2(n) pulse at time t3 until signal SCAN1(n) is driven high at time t4.
- At time t4, signal SCAN1(n) is pulsed high, which temporarily activates transistor Tgd. At time t5, signal SCAN2(n) is pulsed low to perform the Vth sampling and data writing phase. While signal SCAN2(n) is low from time t5-t6, transistor Tdata is turned on to load the actual data signal intended for row n into the corresponding
pixel 22 so that the voltage at Node3 will be equal to Vdata. Since the drive transistor is in the diode-connected configuration (because Tgd is turned on to short the gate and drain terminals), the drive transistor will pull its gate voltage down to (Vdata+Vth), where Vth represents the threshold voltage of the drive transistor. At this point, the voltage across capacitor Cst1 is now set to (Vdata+Vth−Vini) and is primed from in-pixel Vth compensation. At time t7, signals EM(n) and EM(n+1) are both low to start the emission phase. -
FIG. 3F is a timing diagram that illustrates yet another suitable way for operatingpixel 22 of the type shown inFIG. 3A . The operation ofFIG. 3F is similar to that shown and described in connection withFIG. 3E but the Vth sampling and data programming phase immediately follows the on-bias stress phase. This may be accomplished by aligning the second low pulse in SCAN2(n) with the rising edge of signal SCAN1(n) (see, e.g., at time t*). -
FIG. 4A is a circuit diagram showing another suitable arrangement ofdisplay pixel 22. The pixel structure ofFIG. 4A is similar to that shown and described in connection withFIG. 3A but the initialization transistor is instead implemented using a p-type silicon transistor. As shown inFIG. 4A , the initialization transistor such as transistor Tini′ is a p-channel silicon transistor. Since initialization transistor Tini′ should not be turned on during the emission phase, initialization transistor Tini′ cannot be controlled by signal EM(n) but is instead controlled using an inverted version of signal EM(n) denoted as signal EMB(n). Configured in this way, transistors Tem2 and Tini′ will never be on at the same time (e.g., when transistor Tem2 is on, transistor Tini′ will be off and vice versa). The remaining components and connections ofpixel 22 are similar to that already described in connection withFIG. 3A and need not be reiterated in detail. -
FIG. 4B is a timing diagram illustrating one suitable way of operating the display pixel shown inFIG. 4A . The waveforms ofFIG. 4B are similar to that shown and described in connection withFIG. 4A but with an additional signal EMB(n). As shown inFIG. 4B , signal EMB(n) is an inverted version of signal EM(n). Configured in this way, transistor Tinit′ will be turned on by a low signal EMB(n) starting from the beginning of the initialization period until when signal EMB(n) is driven high before the emission phase at time t′. The initialization/anode reset phase, the OBS phase, and the Vth sampling and data programming phase may be carried out in the way described above in connection withFIG. 3B and need not be repeated in detail. -
FIG. 5A is a circuit diagram showing yet another suitable implementation ofdisplay pixel 22 having at least two initialization transistors. As shown inFIG. 5A ,pixel 22 may include transistor Tem1, transistor Tdrive, transistor Tem2, anddiode 304 coupled in series betweenpower supply terminals diode 304. Transistor Tgd that is controlled by signal SCAN1(n) on scan line 314-1 may be coupled across Node1 and Node2. Transistor Tdata that is controlled by signal SCAN2(n) on scan line 314-2 may be coupled to Node3.Pixel 22 may include a first initialization transistor Tini1 coupled to the anode terminal ofdiode 304. In the example ofFIG. 5A , transistors Tgd, Tdrive, and Tini1 may all be implemented as semiconducting-oxide transistors (see transistors surrounded by circles) while all remaining transistors are implemented as p-type silicon transistors. This configuration is, however, merely illustrative. In general, any portion ofpixel 22 ofFIG. 5A may be implemented as semiconducting-oxide transistors and/or n-type/p-type silicon transistors. - In the example of
FIG. 5A , transistors Tem1, Tem2, and Tini1 have gate terminals that are all configured to receive emission signal EM(n). Sharing signal EM(n) among the three transistors in this way obviates the need to have another emission signal in row n. When arranged in this way, however, transistor Tem1 is not able to pull Node1 up to VDDEL during the non-emission phase when signal EM(n) is driven high. As a result,pixel 22 may be provided with a second initialization transistor Tin2 coupled betweenpower supply terminal 300 and Node1. Second initialization transistor Tin2 may be a p-type silicon transistor like the rest of the silicon transistors within the pixel and may be controlled by signal SCAN2(n−1) routed from an immediately preceding pixel row via routing path 314-2′. Signal SCAN2(n−1) can be pulsed low during the non-emission phase to help set Node1 to VDDEL during the initialization/anode reset phase. One such way of operatingpixel 22 ofFIG. 5A is illustrated in the timing diagram ofFIG. 5B . - Prior to time t0, emission signal EM(n) is low, thereby turning on both emission transistors Tem1 and Tem2, so
pixel 22 is in the emission phase. At time t0, signal EM(n) is driven high to temporarily halt emission. At time t1, signal SCAN1(n) is driven high to turn on transistor Tgd while signal SCAN2(n−1) is pulsed low to temporarily activate second initialization transistor Tini2. Turning on both transistors Tgd and Tini2 in this way initializespixel 22 by setting Node1 to positive power supply voltage VDDEL. During this time, signal EM(n) is also high, which enables first initialization transistor Tini1 to load initialization voltage Vini onto the anode terminal of diode 304 (i.e., the anode terminal is set to Vini). The period from time t1 to t2 is therefore sometimes referred to as the “initialization” or “anode reset” phase. - At time t3, signal SCAN2(n) is pulsed low, which turns on transistor Tdata to load in a desired data value D(n) onto Node3. Since signal SCAN1(n) remains high during this time, the drive transistor remains in the diode-connected configuration, so both data signal Vdata and the drive transistor threshold voltage Vth will be sampled onto the storage capacitor Cst1. At time t4, signal SCAN1(n) is driven low to turn off transistor Tgd while signal SCAN2(n) is driven high to turn off transistor Tdata, thereby ending the Vth sampling and data programming phase. At time t5, signals EM(n) is driven low to start the emission phase.
- In the example of
FIG. 5B , the Vth sampling and data programming phase immediately follows the initialization phase. This is merely illustrative and is not intended to limit the scope of the present embodiments. If desired, one or more OBS phases may be inserted between the initialization phase and the data programming phase, and/or one or more OBS phases may be inserted between the data programming phase and the emission phase. -
FIG. 6 is a circuit diagram showing yet another suitable arrangement ofdisplay pixel 22. The pixel structure ofFIG. 6 is similar to that shown and described in connection withFIG. 5A but the first initialization transistor Tini′ is instead implemented using a p-type silicon transistor. As shown inFIG. 6 , the initialization transistor such as transistor Tini′ is a p-channel silicon transistor. Since initialization transistor Tini′ should not be turned on during the emission phase, initialization transistor Tini′ should no longer be controlled by signal EM(n) but is instead controlled using an inverted version of signal EM(n) denoted as signal EMB(n). Configured in this way, transistors Tem2 and Tini′ will never be on at the same time (e.g., when transistor Tem2 is on, transistor Tini′ will be off and vice versa). The remaining components and connections ofpixel 22 are similar to that already described in connection withFIG. 5A and need not be reiterated in detail in order not to obscure the present embodiment. The operation ofpixel 22 ofFIG. 6 is identical to the timing diagram shown inFIG. 5B except with an additional inverted emission signal EMB(n) controlling transistor Tini1′. -
FIG. 7A illustrates another suitable arrangement ofdisplay pixel 22. Thedisplay pixel 22 ofFIG. 7A has a similar pixel structure as that shown inFIG. 3A except the first emission transistor Tem1 is configured to receive a second emission signal EM2(n) provided withemission line 312″. In other words, row n has twodedicated emission lines pixel 22 are the same as that already described in connection withFIG. 3A and need not be described again in detail in order not to obscure the present embodiment. -
FIG. 7B is a timing diagram illustrating one suitable way of operating the display pixel shown inFIG. 7A in accordance with an embodiment. Prior to time t1, emission signals EM1(n) and EM2(n) are both low, so transistors Tem1 and Tem2 are both on to allow an emission current to flow from transistor Tdrive down throughdiode 304. - The initialization/anode reset phase occurs from time t1 to t2. At time t1, signal EM1(n) is driven high for ten row periods (10H) to turn off second emission transistor Tem2 while signal SCAN1(n) is driven high for two row periods (2H) to turn on gate setting transistor Tgd. Since signal EM2(n) is still low, transistor Tem1 is still on, which pulls Node2 up to VDDEL. During this time, the high EM1(n) signal also turns on transistor Tini which loads in initialization voltage Vini onto the anode terminal of
diode 304. The initialization/AR reset phase terminates when signal EM2(n) is driven high for four row periods (4H) at time t2 to disable transistor Tem1. - The on-bias stress (OBS) phase occurs from time t3 to t4. At time t3, signal SCAN2(n) is pulsed low to temporarily activate transistor Tdata to load some non-zero data value onto Node3. The Vth and data sampling does not yet take place with transistor Tgd is currently in the off state (i.e., Node2 is still at the previous initialized level of VDDEL). As described above in connection with
FIG. 3B , performing pre-stress in this way can help mitigate drive transistor Vth hysteresis and improve first frame response. - The Vth sampling and data writing phase occurs from time t5 to t6. At time t5, signal SCAN2(n) is pulsed low while signal EM2(n) is driven high for four row periods (4H) and while signal SCAN1(n) is high. Operated in this way, a desired data signal that is intended for row n may be loaded onto Node3 using transistor Tdata while transistor Tem1 is turned off (e.g., thereby allowing Node1 to change voltage levels) and while transistor Tgd is turned on to place transistor Tdrive in the diode-connected configuration (e.g., thereby biasing both Node1 and Node2 to [Vdata+Vth]). Thus, at the end of the data programming phase at time t6, the value of both Vdata and Vth will be sampled onto storage capacitor Cst1. At time t7, both signals EM1(n) and EM2(n) are driven low and will allow a corresponding amount of emission current to flow through
OLED 304. -
FIG. 8A is a circuit diagram showing only a portion ofdisplay pixel 22. As shown inFIG. 8A ,pixel 22 may include atleast OLED 304, transistor Tdrive (e.g., a drive transistor implemented as a semiconducting-oxide transistor), storage capacitor Cst1 coupled across the gate terminal of the drive transistor and the anode terminal of theOLED 304, and an emission transistor Tem (e.g., a transistor implemented as a p-type silicon transistor) coupled in series with the drive transistor and theOLED 304. In general,pixel 22 may include additional transistors coupled to the gate terminal of the drive transistor, coupled to the drain terminal of the drive transistor, coupled to the source terminal of the drive transistor, and/or coupled to the anode terminal of the OLED (as indicated by the ellipses). In general, the first terminal of the storage capacitor (i.e., the terminal connected to the gate terminal of transistor Tdrive) may be considered a high impedance node since no current can actually flow into the gate terminal of transistor Tdrive, whereas the second terminal of the storage capacitor (i.e., the terminal connected to the anode terminal of the OLED) may be considered a low impedance node since it sits along the path of the emission current. -
FIG. 8B is a cross-sectional side view showing one suitable arrangement ofdisplay pixel 22 ofFIG. 8A . As shown inFIG. 8B ,pixel 22 may include a substrate such as apolyimide substrate 800, one or more buffer layers 802 formed on the substrate, active silicon material such asLTPS material 804 formed onbuffer layers 802, a first gate insulating (GI1)layer 806 formed over the silicon material, a first gate conductor (GE1)layer 808 formed on the firstgate insulating layer 806, a first interlayer dielectric (ILD1)film 810 formed over the firstgate conductor layer 808, a second gate conductor (GE2)layer 812 formed on thelayer 810, a second interlayer dielectric (ILD2)film 814 formed over the secondgate conductor layer 812, active semiconducting-oxide material such asIGZO material 816 formed onlayer 814, a second gate insulating (GI2)layer 818 formed over the semiconducting-oxide (IGZO)material 816, an oxide gate (OxGE)layer 820 formed over the secondgate insulating layer 818, a third interlayer dielectric (Ox-ILD)film 822 formed over theoxide gate layer 820 andcovering layer 814. - In the example of
FIG. 8B , at least one planarization layer PLN is formed overlayer 822. This arrangement is, however, merely illustrative and is not intended to limit the scope of the present embodiments. If desired, at least two planarization layers may be implemented in the overall display stack. Such dual planarization layer configuration that can be used is described in detail in Ono et al. (a commonly owned U.S. patent application Ser. No. 15/729,330 filed on Oct. 10, 2017), which is incorporated herein by reference in its entirety. The anode terminal may be formed on the one or more planarization layer(s) PLN. A pixel defining layer PDL may be formed over the anode layer.Pixel 22 may include other pixel structures such as an emissive layer, a cathode layer, and encapsulation layers, which are not shown and described herein in order not to obscure the present embodiments. - In the stackup of
FIG. 8B , semiconducting-oxide transistor Tdrive is formed above silicon transistor Tem. Drive transistor Tdrive may also be provided with a bottom gate light shield formed usinglayer 812. In particular, storage capacitor Cst1 has a first terminal implemented usinglayer 808 and a second terminal implemented usinglayer 812. Thetop gate conductor 820 of transistor Tdrive is coupled to the first terminal of the storage capacitor, as shown schematically by dotted paths 890-1 and 890-2. The second terminal of the storage capacitor is coupled to transistor Tem and the anode terminal through associated source-drain contact vias. - In the arrangement of
FIG. 8B , there may be a large parasitic capacitance Cx between thegate conductor 820 of transistor Tdrive and the anode terminal of anadjacent pixel 22′. This parasitic capacitance may lead to undesired crosstalk between neighboring pixels. Pixel crosstalk generated in this way can perturb the voltage at the gate terminal of transistor Tdrive, which is especially susceptible to noise since it is a high impedance node. It would therefore be desirable to provide an improve way for mitigating pixel crosstalk at the gate terminal of the semiconducting-oxide transistor Tdrive. - In accordance with an embodiment,
FIG. 8C illustrates a cross section where the storage capacitor is stacked on top of the semiconducting-oxide drive transistor. As shown inFIG. 8C ,pixel 22 may include a substrate/carrier such as apolyimide substrate 800, one or more buffer layers 802 formed on the substrate, active silicon material such asLTPS material 804 formed onbuffer layers 802, a first gate insulating (GI1)layer 806 formed over thesilicon material 804, a first gate conductor (GE1)layer 808 formed on the firstgate insulating layer 806, an interlayer dielectric (ILD)film 811 formed over the firstgate conductor layer 808, active semiconducting-oxide material such asIGZO material 816 formed onlayer 811, a second gate insulating (GI2)layer 818 formed over the semiconducting-oxide (IGZO)material 816, an oxide gate (OxGE)layer 820 formed over the secondgate insulating layer 818, a first oxide interlayer dielectric (Ox-ILD1)film 822 formed over theoxide gate layer 820 andcovering layer 808, another gate conductor (GE2)layer 823 formed onlayer 822, and a second oxide interlayer dielectric (Ox-ILD2)film 825 formed over thegate layer 823 andcovering layer 822.Layer 811 is sometimes referred to as an oxide buffer layer. - In the example of
FIG. 8B , at least one planarization layer PLN is formed overlayer 825. This arrangement is, however, merely illustrative and is not intended to limit the scope of the present embodiments. If desired, at least two planarization layers may be implemented in the overall display stack. Such dual planarization layer configuration that can be used is described in detail in Ono et al. (a commonly owned U.S. patent application Ser. No. 15/729,330 filed on Oct. 10, 2017), which is incorporated herein by reference in its entirety. The anode terminal may be formed on the one or more planarization layer(s) PLN. A pixel defining layer PDL may be formed over the anode layer.Pixel 22 may include other pixel structures such as an emissive layer, a cathode layer, and encapsulation layers, which are not shown and described herein in order not to obscure the present embodiments. - In the stackup of
FIG. 8C , semiconducting-oxide transistor Tdrive is formed above silicon transistor Tem. Drive transistor Tdrive may also be provided with a bottom gate structure formed usinglayer 808. If desired, the bottom gate structure may serve as a light shield and/or as an active bottom gate in a dual/double gate semiconducting-oxide transistor. In one suitable arrangement, the bottom gate conductor can be shorted to the associated source terminal of the drive transistor (see, e.g., connection 880-1 inFIG. 8A ) or can be connected to the associated gate terminal of the drive transistor (see, e.g., connection 880-2 inFIG. 8A ). The bottom gate structure of the semiconducting-oxide drive transistor and the top gate conductor of silicon transistor Tem may also be formed from the same conductive layer (e.g., using layer 808). -
FIG. 8D is a top layout view showing how the bottom gate terminal of the semiconducting-oxide drive transistor may be connected to its source terminal. As shown inFIG. 8D , the source of transistor Tdrive may be coupled to its bottom gate structure GE1 by formingcontact holes Contact hole 832 can be fabricated at the same time ascontact hole 830.Layer 834 may represent the source terminal of transistor Tdrive.Layer 808 may represent the bottom gate layer of transistor Tdrive.Layer 816 may represent the semiconducting-oxide material (e.g., IGZO, ITZO, etc.).Layer 840 may represent the GE2 layer, which can be connected to the source of transistor Tdrive during the emission phase.Layer 820 may represent the top gate conductor of transistor Tdrive.Layer 842 may represent the drain terminal of transistor Tdrive.Layer 844 may represent the gate terminal of transistor Tdrive. -
FIG. 8E is a top layout view showing how the bottom gate terminal of the semiconducting-oxide drive transistor may be connected to its top gate terminal. As shown inFIG. 8E , the top gate structure of transistor Tdrive may be coupled to its bottom gate structure by formingcontact holes Contact hole 832 can be fabricated at the same time ascontact hole 830.Layer 834 may represent the source terminal of transistor Tdrive.Layer 808 may represent the bottom gate layer of transistor Tdrive.Layer 816 may represent the semiconducting-oxide material (e.g., IGZO, ITZO, etc.).Layer 840 may represent the GE2 layer.Layer 820 may represent the top gate conductor of transistor Tdrive.Layer 842 may represent the drain terminal of transistor Tdrive.Layer 844 may represent the gate terminal of transistor Tdrive. - Referring back to
FIG. 8C , storage capacitor Cst1 may be stacked above the semiconducting-oxide transistor Tdrive. Configured in this way,gate layer 820 serves simultaneously as the gate conductor of transistor Tdrive and as the bottom plate of capacitor Cst1. Thetopmost gate layer 823 may serve as the top plate of capacitor Cst1. The bottom place of capacitor Cst1 may be coupled to the corresponding anode terminal ofpixel 22, as indicated by schematicconnected path 892. In this arrangement, the gate conductor of semiconducting-oxide transistor Tdrive is now covered and shielded bytopmost gate layer 823. This is also shown inFIGS. 8D and 8E where shieldinglayer 840 is wider than the footprint of thetop gate conductor 820 of Tdrive. As a result, any parasitic capacitance with the neighboring pixel will only be coupled to the bottom plate of capacitor Cst1, which is a low impedance node and is relatively less susceptible to pixel crosstalk compared with the embodiment ofFIG. 8B . Furthermore,gate layer 840 can provide additional light shielding from above transistor Tdrive, which can allow for more flexible patterning of the anode layer. Theshield 840 can also help prevent or mitigate hydrogen penetration into the channel of transistor Tdrive. In one suitable embodiment, thetop capacitor electrode 840 may include different stacked metals. As examples, the top capacitor electrode may be formed using hydrogen-shielding material such as titanium or tungsten or other suitable hydrogen blocking material, which can optionally be combined with relatively higher-conductivity material such as molybdenum, aluminum, copper, silver or other relatively more conductive metals. - In other words, forming capacitor Cst1 directly on top of semiconducting-oxide transistor Tdrive can help provide at the following technical advantages: (1) electrical shielding of the oxide gate conductor to mitigate any potential pixel crosstalk issues, (2) optical shielding of the semiconducting-oxide transistor to allow for more flexible anode layer patterning, and (3) shielding of hydrogen penetration into the channel region of the semiconducting-oxide transistor.
- The display stackup shown in
FIGS. 8B and 8C may be applied to any of the pixel arrangements illustrated inFIGS. 3-7 . In general, any of the various semiconducting-oxide transistors indisplay pixels 22 may have the double gate structure shown inFIG. 8C , and the gate conductors of those transistors may be optionally shielded using the topmost GE2 layer as shown inFIG. 8C . In scenarios wheredisplay pixel 22 includes more than one capacitor, any additional capacitor may be stacked on top of one or more of the semiconducting-oxide transistors or on top of one or more of the LTPS transistors to provide desired electrical and/or optical protection. -
FIG. 9 is a cross-sectional side view showing a portion of the display pixel ofFIG. 3A where two semiconducting-oxide transistors are formed in different layers in the display stack. As shown inFIG. 9 , the first semiconducting-oxide transistor Toxide1 may have its active semiconducting-oxide layer (labeled as 816-1) formed directly on the first gate insulating (GI1)layer 806, whereas the second semiconducting-oxide transistor Toxide2 may have its active semiconducting-oxide layer (labeled as 816-2) formed directly on the oxide buffer layers 811. In other words, layer 816-1 may be formed above layer 816-2, and conversely layer 816-2 is formed below layer 816-1. Even though the oxide layers of transistors Toxide1 and Toxide2 are formed in different layers, thegate 820 of transistor Toxide1 and thegate 820 of transistor Toxide2 may be formed in the same layer. The second gate insulating (GI2)layer 818 may be formed immediately undergate layer 820. A firstoxide ILD layer 822 may be formed overlayer 820, and a secondoxide ILD layer 825 may be formed onlayer 822. Transistor Toxide1 may have a gate insulator thickness that is greater than, less than, or equal to the gate insulator thickness of transistor Toxide2. - In one suitable arrangement, Toxide1 may represent the drive transistor Tdrive, whereas Toxide2 may represent either the gate setting transistor Tgd, initialization transistor Tini, or any other semiconducting-oxide transistor in pixel 22 (if present). In another suitable arrangement, Toxide2 may represent the drive transistor Tdrive, whereas Toxide1 may represent either the gate setting transistor Tgd, initialization transistor Tini, or any other semiconducting-oxide transistor in pixel 22 (if present). In the example of
FIG. 9 , storage capacitor Cst may have a bottom plate formed usingoxide gate layer 820 and a top plate formed usinggate metal layer 823. - The example of
FIG. 9 shows only one planarization layer. This arrangement is, however, merely illustrative and is not intended to limit the scope of the present embodiments. If desired, at least two planarization layers may be implemented in the overall display stack. Such dual planarization layer configuration that can be used is described in detail in Ono et al. (a commonly owned U.S. patent application Ser. No. 15/729,330 filed on Oct. 10, 2017), which is incorporated herein by reference in its entirety. Moreover, the example ofFIG. 9 shows storage capacitor Cst1 formed laterally with respect to the semiconducting-oxide transistors Toxide1 and Toxide2 (see, e.g., capacitor Cst1 with one electrode formed using OxGE and another electrode formed using GE2). This configuration is also merely exemplary. If desired, the storage capacitor Cst1 may be stacked on top of either Toxide1 or Toxide2 using an arrangement of the type shown inFIG. 8B to provide enhanced electrical, optical, and hydrogen penetration shielding. - The foregoing is merely illustrative and various modifications can be made by those skilled in the art without departing from the scope and spirit of the described embodiments. The foregoing embodiments may be implemented individually or in any combination.
Claims (24)
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/075,587 US20210193049A1 (en) | 2019-12-23 | 2020-10-20 | Electronic Display with In-Pixel Compensation and Oxide Drive Transistors |
KR1020227019469A KR20220100620A (en) | 2019-12-23 | 2020-10-27 | Electronic Display with In-Pixel Compensation and Oxide Drive Transistors |
JP2022533435A JP2023504696A (en) | 2019-12-23 | 2020-10-27 | Electronic display with in-pixel compensation and oxide drive transistors |
EP20830019.4A EP4082002A1 (en) | 2019-12-23 | 2020-10-27 | Electronic display with in-pixel compensation and oxide drive transistors |
PCT/US2020/057574 WO2021133461A1 (en) | 2019-12-23 | 2020-10-27 | Electronic display with in-pixel compensation and oxide drive transistors |
CN202011346150.XA CN113097247A (en) | 2019-12-23 | 2020-11-26 | Electronic display with in-pixel compensation and oxide drive transistor |
US17/962,239 US20230035245A1 (en) | 2019-12-23 | 2022-10-07 | Electronic Display with In-Pixel Compensation and Oxide Drive Transistors |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201962953054P | 2019-12-23 | 2019-12-23 | |
US17/075,587 US20210193049A1 (en) | 2019-12-23 | 2020-10-20 | Electronic Display with In-Pixel Compensation and Oxide Drive Transistors |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/962,239 Division US20230035245A1 (en) | 2019-12-23 | 2022-10-07 | Electronic Display with In-Pixel Compensation and Oxide Drive Transistors |
Publications (1)
Publication Number | Publication Date |
---|---|
US20210193049A1 true US20210193049A1 (en) | 2021-06-24 |
Family
ID=76437480
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/075,587 Abandoned US20210193049A1 (en) | 2019-12-23 | 2020-10-20 | Electronic Display with In-Pixel Compensation and Oxide Drive Transistors |
US17/962,239 Pending US20230035245A1 (en) | 2019-12-23 | 2022-10-07 | Electronic Display with In-Pixel Compensation and Oxide Drive Transistors |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/962,239 Pending US20230035245A1 (en) | 2019-12-23 | 2022-10-07 | Electronic Display with In-Pixel Compensation and Oxide Drive Transistors |
Country Status (6)
Country | Link |
---|---|
US (2) | US20210193049A1 (en) |
EP (1) | EP4082002A1 (en) |
JP (1) | JP2023504696A (en) |
KR (1) | KR20220100620A (en) |
CN (1) | CN113097247A (en) |
WO (1) | WO2021133461A1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114627807A (en) * | 2021-07-30 | 2022-06-14 | 京东方科技集团股份有限公司 | Pixel circuit, driving method and display device |
US20230013661A1 (en) * | 2021-07-15 | 2023-01-19 | Sharp Display Technology Corporation | Pixel circuit with threshold voltage compensation |
US11574594B2 (en) * | 2020-08-05 | 2023-02-07 | Samsung Display Co., Ltd. | Display panel of an organic light emitting diode display device, and organic light emitting diode display device including pixels differing in terms of size of at least one of a transistor and a capacitor |
US20230125275A1 (en) * | 2020-11-26 | 2023-04-27 | Hefei Visionox Technology Co., Ltd. | Pixel circuit and driving method thereof, and display panel |
EP4170718A3 (en) * | 2021-09-03 | 2023-08-23 | LG Display Co., Ltd. | Display panel and electronic device including same |
US20230298522A1 (en) * | 2020-07-22 | 2023-09-21 | Sharp Kabushiki Kaisha | Display device |
US20230306908A1 (en) * | 2022-03-25 | 2023-09-28 | Lg Display Co., Ltd. | Pixel circuit and display apparatus having the same |
EP4258252A3 (en) * | 2022-04-05 | 2023-11-29 | Samsung Display Co., Ltd. | Light emitting display device |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114424280B (en) * | 2021-07-30 | 2022-09-23 | 京东方科技集团股份有限公司 | Pixel circuit, driving method and display device |
CN114464134B (en) * | 2022-03-30 | 2023-09-05 | 京东方科技集团股份有限公司 | Pixel circuit and display device |
CN117730364A (en) * | 2022-05-31 | 2024-03-19 | 京东方科技集团股份有限公司 | Pixel circuit, driving method thereof and display panel |
Family Cites Families (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101496148B1 (en) * | 2008-05-15 | 2015-02-27 | 삼성전자주식회사 | Semiconductor device and method of manufacturing the same |
TW201023341A (en) * | 2008-12-12 | 2010-06-16 | Ind Tech Res Inst | Integrated circuit structure |
KR101034686B1 (en) * | 2009-01-12 | 2011-05-16 | 삼성모바일디스플레이주식회사 | Organic light emitting display device and method of manufacturing the same |
KR101152575B1 (en) * | 2010-05-10 | 2012-06-01 | 삼성모바일디스플레이주식회사 | Pixel circuit of a flat panel display device and method of driving the same |
JP2012047894A (en) * | 2010-08-25 | 2012-03-08 | Hitachi Displays Ltd | Display device |
KR101851567B1 (en) * | 2011-07-04 | 2018-04-25 | 삼성전자주식회사 | Transistor, electronic device including transistor and manufacturing methods thereof |
TWI742574B (en) * | 2013-05-16 | 2021-10-11 | 日商半導體能源研究所股份有限公司 | Semiconductor device |
TWI624936B (en) * | 2013-06-05 | 2018-05-21 | 半導體能源研究所股份有限公司 | Display device |
JP6190192B2 (en) * | 2013-07-16 | 2017-08-30 | ソニーセミコンダクタソリューションズ株式会社 | Radiation imaging apparatus and radiation imaging display system |
US9412799B2 (en) * | 2013-08-26 | 2016-08-09 | Apple Inc. | Display driver circuitry for liquid crystal displays with semiconducting-oxide thin-film transistors |
KR102227474B1 (en) * | 2013-11-05 | 2021-03-15 | 삼성디스플레이 주식회사 | Thin film transistor array substrate, organic light-emitting display apparatus and manufacturing of the thin film transistor array substrate |
TWI685116B (en) * | 2014-02-07 | 2020-02-11 | 日商半導體能源研究所股份有限公司 | Semiconductor device |
CN104867442B (en) * | 2014-02-20 | 2017-10-31 | 北京大学深圳研究生院 | A kind of image element circuit and display device |
US20160063921A1 (en) * | 2014-08-26 | 2016-03-03 | Apple Inc. | Organic Light-Emitting Diode Display With Reduced Capacitive Sensitivity |
KR102277411B1 (en) * | 2014-10-10 | 2021-07-16 | 삼성디스플레이 주식회사 | Organic light emitting display device |
US9818344B2 (en) * | 2015-12-04 | 2017-11-14 | Apple Inc. | Display with light-emitting diodes |
CN205282058U (en) * | 2016-01-04 | 2016-06-01 | 京东方科技集团股份有限公司 | Pixel drive circuit, display panel and display device |
US10763451B2 (en) * | 2016-09-01 | 2020-09-01 | Innolux Corporation | Display device |
KR102566551B1 (en) * | 2016-12-05 | 2023-08-14 | 삼성디스플레이주식회사 | Display device and method for driving the same |
KR102574596B1 (en) * | 2016-12-26 | 2023-09-04 | 엘지디스플레이 주식회사 | Display Device And Method Of Driving The Same |
US10198995B1 (en) * | 2017-07-11 | 2019-02-05 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Pixel driving circuit and driving method |
US10304378B2 (en) * | 2017-08-17 | 2019-05-28 | Apple Inc. | Electronic devices with low refresh rate display pixels |
KR102615016B1 (en) * | 2017-09-27 | 2023-12-18 | 삼성디스플레이 주식회사 | Organic light emitting display device and mehthod for driving the same |
KR102423662B1 (en) * | 2017-10-31 | 2022-07-20 | 엘지디스플레이 주식회사 | Display panel |
KR102345423B1 (en) * | 2017-10-31 | 2021-12-29 | 엘지디스플레이 주식회사 | Organic light emitting display device and method for driving the same |
CN108682399B (en) * | 2018-05-21 | 2020-03-06 | 京东方科技集团股份有限公司 | Display device, pixel driving circuit and driving method thereof |
US10490128B1 (en) * | 2018-06-05 | 2019-11-26 | Apple Inc. | Electronic devices having low refresh rate display pixels with reduced sensitivity to oxide transistor threshold voltage |
KR102651596B1 (en) * | 2018-06-29 | 2024-03-27 | 삼성디스플레이 주식회사 | Display apparatus |
JP2020053475A (en) * | 2018-09-25 | 2020-04-02 | 株式会社ジャパンディスプレイ | Thin-film transistor and display device |
US11342364B2 (en) * | 2019-07-11 | 2022-05-24 | Tianma Japan. Ltd. | Thin-film transistor substrate |
CN110880518B (en) * | 2019-11-28 | 2021-07-13 | 云谷(固安)科技有限公司 | Array substrate, preparation method thereof and display panel |
KR20210129294A (en) * | 2020-04-17 | 2021-10-28 | 삼성디스플레이 주식회사 | Display device and method for manufacturing of the same |
-
2020
- 2020-10-20 US US17/075,587 patent/US20210193049A1/en not_active Abandoned
- 2020-10-27 KR KR1020227019469A patent/KR20220100620A/en not_active Application Discontinuation
- 2020-10-27 EP EP20830019.4A patent/EP4082002A1/en active Pending
- 2020-10-27 WO PCT/US2020/057574 patent/WO2021133461A1/en unknown
- 2020-10-27 JP JP2022533435A patent/JP2023504696A/en active Pending
- 2020-11-26 CN CN202011346150.XA patent/CN113097247A/en active Pending
-
2022
- 2022-10-07 US US17/962,239 patent/US20230035245A1/en active Pending
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20230298522A1 (en) * | 2020-07-22 | 2023-09-21 | Sharp Kabushiki Kaisha | Display device |
US11922877B2 (en) * | 2020-07-22 | 2024-03-05 | Sharp Kabushiki Kaisha | Display device enabling both high-frequency drive and low-frequency drive |
US11574594B2 (en) * | 2020-08-05 | 2023-02-07 | Samsung Display Co., Ltd. | Display panel of an organic light emitting diode display device, and organic light emitting diode display device including pixels differing in terms of size of at least one of a transistor and a capacitor |
US20230125275A1 (en) * | 2020-11-26 | 2023-04-27 | Hefei Visionox Technology Co., Ltd. | Pixel circuit and driving method thereof, and display panel |
US11887540B2 (en) * | 2020-11-26 | 2024-01-30 | Hefei Visionox Technology Co., Ltd. | Pixel circuit and driving method thereof, and display panel |
US20230013661A1 (en) * | 2021-07-15 | 2023-01-19 | Sharp Display Technology Corporation | Pixel circuit with threshold voltage compensation |
CN114627807A (en) * | 2021-07-30 | 2022-06-14 | 京东方科技集团股份有限公司 | Pixel circuit, driving method and display device |
EP4170718A3 (en) * | 2021-09-03 | 2023-08-23 | LG Display Co., Ltd. | Display panel and electronic device including same |
US11882742B2 (en) | 2021-09-03 | 2024-01-23 | Lg Display Co., Ltd. | Display panel and electronic device including same |
US20230306908A1 (en) * | 2022-03-25 | 2023-09-28 | Lg Display Co., Ltd. | Pixel circuit and display apparatus having the same |
EP4258252A3 (en) * | 2022-04-05 | 2023-11-29 | Samsung Display Co., Ltd. | Light emitting display device |
Also Published As
Publication number | Publication date |
---|---|
KR20220100620A (en) | 2022-07-15 |
WO2021133461A1 (en) | 2021-07-01 |
US20230035245A1 (en) | 2023-02-02 |
JP2023504696A (en) | 2023-02-06 |
CN113097247A (en) | 2021-07-09 |
EP4082002A1 (en) | 2022-11-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20210193049A1 (en) | Electronic Display with In-Pixel Compensation and Oxide Drive Transistors | |
US11651736B2 (en) | Electronic display with hybrid in-pixel and external compensation | |
US9337247B2 (en) | Organic light-emitting diode display with bottom shields | |
US9847051B2 (en) | Organic light-emitting diode display with minimized subpixel crosstalk | |
US9716134B2 (en) | Organic light-emitting diode display with bottom shields | |
US10861389B2 (en) | Methods and apparatus for mitigating hysteresis impact on current sensing accuracy for an electronic display | |
US9397124B2 (en) | Organic light-emitting diode display with double gate transistors | |
US11158256B2 (en) | Methods and apparatus for mitigating charge settling and lateral leakage current on organic light-emitting diode displays | |
US20230080809A1 (en) | Displays with Reduced Temperature Luminance Sensitivity | |
US11508309B2 (en) | Displays with reduced temperature luminance sensitivity | |
US20230081342A1 (en) | Electronic Devices with Displays for Mitigating Cathode Noise | |
US11532282B2 (en) | Displays with reduced temperature luminance sensitivity | |
US11049457B1 (en) | Mirrored pixel arrangement to mitigate column crosstalk | |
US20230042963A1 (en) | Displays with Reduced Temperature Luminance Sensitivity | |
US11922887B1 (en) | Displays with reduced data line crosstalk | |
WO2023043579A1 (en) | Electronic devices with displays for mitigating cathode noise | |
CN117940986A (en) | Electronic device with display for reducing cathode noise | |
CN116615969A (en) | Display with reduced temperature brightness sensitivity |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: APPLE INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIN, CHIN-WEI;ONO, SHINYA;HUANG, JUNG YEN;SIGNING DATES FROM 20201016 TO 20201017;REEL/FRAME:054127/0915 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |