US20210126485A1 - Uninterruptible power supply apparatus - Google Patents
Uninterruptible power supply apparatus Download PDFInfo
- Publication number
- US20210126485A1 US20210126485A1 US17/051,026 US201817051026A US2021126485A1 US 20210126485 A1 US20210126485 A1 US 20210126485A1 US 201817051026 A US201817051026 A US 201817051026A US 2021126485 A1 US2021126485 A1 US 2021126485A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- power supply
- terminal
- phase
- reference voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 76
- 230000007935 neutral effect Effects 0.000 claims description 23
- 230000002457 bidirectional effect Effects 0.000 claims description 13
- 238000010586 diagram Methods 0.000 description 16
- 230000000630 rising effect Effects 0.000 description 7
- 230000000694 effects Effects 0.000 description 3
- 230000005856 abnormality Effects 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004804 winding Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J9/00—Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting
- H02J9/04—Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting in which the distribution system is disconnected from the normal source and connected to a standby source
- H02J9/06—Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting in which the distribution system is disconnected from the normal source and connected to a standby source with automatic change-over, e.g. UPS systems
- H02J9/061—Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting in which the distribution system is disconnected from the normal source and connected to a standby source with automatic change-over, e.g. UPS systems for DC powered loads
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J9/00—Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting
- H02J9/04—Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting in which the distribution system is disconnected from the normal source and connected to a standby source
- H02J9/06—Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting in which the distribution system is disconnected from the normal source and connected to a standby source with automatic change-over, e.g. UPS systems
- H02J9/062—Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting in which the distribution system is disconnected from the normal source and connected to a standby source with automatic change-over, e.g. UPS systems for AC powered loads
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J9/00—Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting
- H02J9/04—Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting in which the distribution system is disconnected from the normal source and connected to a standby source
- H02J9/06—Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting in which the distribution system is disconnected from the normal source and connected to a standby source with automatic change-over, e.g. UPS systems
- H02J9/068—Electronic means for switching from one power supply to another power supply, e.g. to avoid parallel connection
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/14—Arrangements for reducing ripples from dc input or output
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/02—Conversion of ac power input into dc power output without possibility of reversal
- H02M7/04—Conversion of ac power input into dc power output without possibility of reversal by static converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
Definitions
- the present invention relates to an uninterruptible power supply apparatus, and more particularly to an uninterruptible power supply apparatus having an inverter power feed mode in which AC power is supplied from an inverter to a load, a bypass power feed mode in which AC power is supplied from a bypass AC power supply to the load, and a lap power feed mode in which AC power is supplied from both of the inverter and the bypass AC power supply to the load.
- WO2017/017719 discloses an uninterruptible power supply apparatus having an inverter power feed mode, a bypass power feed mode, and a lap power feed mode.
- This uninterruptible power supply apparatus includes a converter configured to convert AC voltage supplied from a commercial AC power supply to DC voltage, a capacitor configured to smooth DC output voltage from the converter, an inverter configured to convert terminal-to-terminal voltage of the capacitor to AC voltage, a first switch having one terminal receiving AC output voltage of the inverter and the other terminal connected to a load, and a second switch having one terminal receiving AC voltage supplied from a bypass AC power supply and the other terminal connected to the load.
- the first switch In the inverter power feed mode, the first switch is turned on and the second switch is turned off In the bypass power feed mode, the second switch is turned on and the first switch is turned off. In the lap power feed mode, both the first and second switches are turned on.
- the lap power feed mode is executed in a switching period of switching between the inverter power feed mode and the bypass power feed mode.
- the commercial AC power supply and the bypass AC power supply each include a three phase AC power supply star-connected to a neutral point, and when both of the neutral points of the commercial AC power supply and the bypass AC power supply are grounded, circulating current may flow from one AC power supply of the commercial AC power supply and the bypass AC power supply to the other AC power supply through the capacitor in the lap power feed mode (see FIG. 6 , FIG. 7 ). If a large circulating current flows, overcurrent is detected, or overvoltage of the capacitor is detected, so that the operation of the uninterruptible power supply apparatus is stopped, and the operation of the load is stopped.
- a main object of the present invention is therefore to provide an uninterruptible power supply apparatus capable of preventing circulating current from flowing even when the neutral points of the first and second AC power supplies are grounded.
- An uninterruptible power supply apparatus includes a forward converter, a capacitor, a reverse converter, a first switch, a second switch, a first control unit, and a second control unit.
- the forward converter converts three phase AC voltage supplied from a first AC power supply to DC voltage.
- the capacitor smooths DC output voltage of the forward converter.
- the reverse converter converts terminal-to-terminal voltage of the capacitor to three phase AC voltage.
- the first switch is disposed corresponding to each phase of three phase AC voltage output from the reverse converter and has one terminal receiving AC voltage of a corresponding phase and the other terminal connected to a load.
- the second switch is disposed corresponding to each phase of three phase AC voltage supplied from a second AC power supply and has one terminal receiving AC voltage of a corresponding phase and the other terminal connected to a load.
- the first control unit turns on the first switch and turns off the second switch in a first mode in which three phase AC voltage is supplied from the reverse converter to the load.
- the first control unit turns on the second switch and turns off the first switch in a second mode in which three phase AC voltage is supplied from the second AC power supply to the load.
- the first control unit turns on both of the first and second switches and executes a third mode in which three phase AC voltage is supplied from both of the reverse converter and the second AC power supply to the load, in a switching period in which one mode of the first and second modes is switched to the other mode.
- the second control unit controls the forward converter such that terminal-to-terminal voltage of the capacitor becomes a first reference voltage in the first and second modes.
- the second control unit controls the forward converter such that terminal-to-terminal voltage of the capacitor becomes a second reference voltage higher than the first reference voltage in the switching period.
- the second control unit prevents circulating current from flowing from one AC power supply of the first and second AC power supplies to the other AC power supply through the capacitor.
- the forward converter in the switching period in which the first mode and the second mode are switched, the forward converter is controlled such that the terminal-to-terminal voltage of the capacitor becomes the second reference voltage higher than the first reference voltage to prevent circulating current from flowing through a path including the capacitor.
- the flowing of circulating current therefore can be prevented even when both of the neutral points of the first and second AC power supplies are grounded.
- FIG. 1 is a circuit block diagram showing a configuration of an uninterruptible power supply apparatus according to an embodiment of the present invention.
- FIG. 2 is a circuit diagram showing a configuration of a converter and an inverter shown in FIG. 1 .
- FIG. 3 is an equivalent circuit diagram showing a configuration of a commercial AC power supply shown in FIG. 1 .
- FIG. 4 is an equivalent circuit diagram showing a configuration of a bypass AC power supply shown in FIG. 1 .
- FIG. 5 is a diagram showing the relation between three phase AC voltage of the commercial AC power supply shown in FIG. 3 and three phase AC voltage of the bypass AC power supply.
- FIG. 6 is a circuit block diagram for explaining the effect of the present invention.
- FIG. 7 is another circuit block diagram for explaining the effect of the present invention.
- FIG. 8 is a block diagram showing the main part of a control device shown in FIG. 1 .
- FIG. 9 is a circuit block diagram showing a configuration of a control unit 15 shown in FIG. 8 .
- FIG. 10 is a time chart showing the operation of the control device shown in FIG. 8 .
- FIG. 11 is another time chart showing the operation of the control device shown in FIG. 8 .
- FIG. 1 is a circuit block diagram showing a configuration of an uninterruptible power supply apparatus according to an embodiment of the present invention.
- this uninterruptible power supply apparatus includes capacitors C 1 to C 6 and Cd, reactors L 1 to L 6 , current detectors CT 1 to CT 6 , a converter 1 , a DC positive bus Lp, a DC negative bus Ln, a bidirectional chopper 2 , an inverter 3 , switches S 1 to S 6 , an operation unit 4 , and a control device 5 .
- This uninterruptible power supply apparatus receives three phase AC power with a commercial frequency from a commercial AC power supply 6 and a bypass AC power supply 7 and supplies three phase AC power with a commercial frequency to a load 8 .
- Commercial AC power supply 6 outputs three phase AC voltages Vu 1 , Vv 1 , and Vw 1 to AC output terminals 6 a to 6 c , respectively.
- a neutral point terminal 6 d of commercial AC power supply 6 receives ground voltage GND.
- Control device 5 detects whether a power failure of commercial AC power supply 6 has occurred, based on AC output voltages Vu 1 , Vv 1 , and Vw 1 of commercial AC power supply 6 .
- Bypass AC power supply 7 outputs three phase AC voltages Vu 2 , Vv 2 , and Vw 2 to AC output terminals 7 a to 7 c , respectively.
- a neutral point terminal 7 d of bypass AC power supply 7 receives ground voltage GND.
- Instantaneous values of three phase AC voltages Vu 2 , Vv 2 , and Vw 2 are detected by control device 5 .
- AC input terminals 8 a to 8 c of load 8 receive three phase AC voltage from the uninterruptible power supply apparatus. Load 8 is driven by three phase AC power supplied from the uninterruptible power supply apparatus.
- Capacitors C 1 to C 3 each have one electrode connected to the corresponding one of AC output terminals 6 a to 6 c of commercial AC power supply 6 and have the other electrodes connected to each other.
- Reactors L 1 to L 3 each have one terminal connected to the corresponding one of AC output terminals 6 a to 6 c of commercial AC power supply 6 and have the other terminals connected to three input nodes of converter 1 .
- Capacitors C 1 to C 3 and reactors L 1 to L 3 constitute an AC filter F 1 .
- AC filter F 1 is a low pass filter, allows AC current with a commercial frequency to flow from commercial AC power supply 6 to converter 1 , and prevents a signal with a switching frequency from flowing from converter 1 to commercial AC power supply 6 .
- Current detectors CT 1 to CT 3 detect AC currents I 1 to I 3 flowing through reactors L 1 to L 3 , respectively, and apply a signal indicating a detected value to control device 5 .
- the positive-side output node of converter 1 is connected to the positive-side input node of inverter 3 through DC positive bus Lp.
- the negative-side output node of converter 1 is connected to the negative-side input node of inverter 3 through DC negative bus Ln.
- Capacitor Cd is connected between buses Lp and Ln and smooths DC voltage VDC between buses Lp and Ln. An instantaneous value of DC voltage VDC is detected by control device 5 .
- Converter 1 is controlled by control device 5 and converts three phase AC power from commercial AC power supply 6 to DC power when three phase AC power is supplied normally from commercial AC power supply 6 (in a sound state of commercial AC power supply 6 ).
- DC power generated by converter 1 is supplied to bidirectional chopper 2 and inverter 3 through buses Lp and Ln.
- control device 5 controls converter 1 such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr 1 .
- control device 5 controls converter 1 such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr 2 higher than reference voltage VDCr 1 , thereby preventing flowing of the circulating current.
- Reference voltage VDCr 1 is set to a voltage lower than a voltage twice the peak values of three phase AC voltages Vu 1 , Vv 1 , Vw 1 of commercial AC power supply 6 .
- Reference voltage VDCr 2 is set to a voltage equal to or higher than a voltage twice the peak values of three phase AC voltages Vu 1 , Vv 1 , Vw 1 of commercial AC power supply 6 .
- the relation between reference voltages VDCr 1 , VDCr 2 and circulating current will be described in detail later.
- AC filter F 1 and converter 1 constitute a forward converter that converts three phase AC power from commercial AC power supply 6 to DC power.
- Bidirectional chopper 2 is controlled by control device 5 , stores DC power generated by converter 1 into battery B 1 in a sound state of commercial AC power supply 6 , and supplies DC power in battery B 1 to inverter 3 through buses Lp and Ln in response to occurrence of a power failure of commercial AC power supply 6 .
- An instantaneous value of terminal-to-terminal voltage VB of battery B 1 is detected by control device 5 .
- Control device 5 controls bidirectional chopper 2 such that terminal-to-terminal voltage VB of battery B 1 becomes reference voltage VBr in a sound state of commercial AC power supply 6 and controls bidirectional chopper 2 such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr 1 at the time of a power failure of commercial AC power supply 6 .
- Inverter 3 is controlled by control device 5 and converts DC power supplied from converter 1 and bidirectional chopper 2 to three phase AC power with a commercial frequency.
- Each of three output nodes of inverter 3 is connected to one terminal of the corresponding one of reactors L 4 to L 6 .
- the other terminal of each of reactors L 4 to L 6 is connected to one terminal of the corresponding one of switches S 1 to S 3 , and the other terminals of switches S 1 to S 3 are respectively connected to three AC input terminals 8 a to 8 c of load 8 .
- Switches S 1 to S 3 correspond to an embodiment of “first switch”.
- One electrode of each of capacitors C 4 to C 6 is connected to the other terminal of the corresponding one of reactors L 4 to L 6 , and the other electrodes of capacitors C 4 to C 6 are connected together to the other electrodes of capacitors C 1 to C 3 .
- Capacitors C 4 to C 6 and reactors L 4 to L 6 constitute an AC filter F 2 .
- AC filter F 2 is a low pass filter, allows AC current with a commercial frequency to flow from inverter 3 to load 8 , and prevents a signal with a switching frequency from flowing from inverter 3 to load 8 .
- AC filter F 2 converts three phase rectangular wave voltage output from inverter 3 to sinusoidal three phase AC voltages Va, Vb, and Vc.
- Instantaneous values of three phase AC voltages Va to Vc are detected by control device 5 .
- Current detectors CT 4 to CT 6 detect AC currents I 4 to I 6 flowing through reactors L 4 to L 6 , respectively, and apply a signal indicating a detected value to control device 5 .
- Control device 5 controls inverter 3 such that AC output voltages Va to Vc become AC output voltages Vu 2 , Vv 2 , and Vw 2 , respectively, based on AC output voltages Va to Vc of inverter 3 , AC output voltages Vu 2 , Vv 2 , and Vw 2 of bypass AC power supply 7 , and AC currents 14 to 16 .
- Switches S 4 to S 6 each have one terminal connected to the corresponding one of AC output terminals 7 a to 7 c of bypass AC power supply 7 and have the other terminals respectively connected to AC input terminals 8 a to 8 c of load 8 .
- Switches 51 to S 6 are controlled by control device 5 .
- Switches S 4 to S 6 correspond to an embodiment of “second switch”.
- control device 5 turns on switches S 1 to S 3 and turns off switches S 4 to S 6 .
- control device 5 turns off switches S 1 to S 3 and turns on switches S 4 to S 6 .
- control device 5 turns on switches S 1 to S 6 .
- Operation unit 4 includes a plurality of buttons operated by a user of the uninterruptible power supply apparatus and an image display unit presenting a variety of information. The user can operate operation unit 4 to power on and off the uninterruptible power supply apparatus and select one mode of the automatic operation mode, the bypass power feed mode, and the inverter power feed mode.
- Control device 5 controls the entire uninterruptible power supply apparatus based on a signal from operation unit 4 , AC output voltages Vu 1 , Vv 1 , and Vw 1 of commercial AC power supply 6 , AC input currents I 1 to I 3 , terminal-to-terminal voltage VDC of capacitor Cd, terminal-to-terminal voltage VB of battery B 1 , AC output currents I 4 to I 6 , AC output voltages Va to Vc, and AC output voltages Vu 2 , Vv 2 , and Vw 2 of bypass AC power supply 7 , and the like.
- converter 1 is controlled such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr 1
- bidirectional chopper 2 is controlled such that terminal-to-terminal voltage VB of battery B 1 becomes reference voltage VBr
- inverter 3 is controlled such that AC output voltages Va to Vc become AC output voltages Vu 2 , Vv 2 , and Vw 2 , respectively, of bypass AC power supply 7 .
- switches S 1 to S 3 are turned on and switches S 4 to S 6 are turned off, and inverter 3 is connected to load 8 through AC filter F 2 and switches S 1 to S 3 .
- AC output voltages Va to Vc are then supplied to load 8 through switches S 1 to S 3 to drive load 8 .
- bidirectional chopper 2 is controlled such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr 1
- inverter 3 is controlled such that AC output voltages Va to Vc become AC output voltages Vu 2 , Vv 2 , and Vw 2 , respectively, of bypass AC power supply 7 .
- converter 1 When the inverter power feed mode is selected using operation unit 4 in a sound state of commercial AC power supply 6 , converter 1 is controlled such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr 1 , and bidirectional chopper 2 is controlled such that terminal-to-terminal voltage VB of battery B 1 becomes reference voltage VBr, in the same manner as in the automatic operation mode.
- Inverter 3 is controlled such that AC output voltages Va to Vc become AC output voltages Vu 2 , Vv 2 , and Vw 2 , respectively, of bypass AC power supply 7 , switches S 1 to S 3 are turned on and switches S 4 to S 6 are turned off.
- converter 1 is controlled such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr 2 higher than reference voltage VDCr 1 .
- switches S 1 to S 3 are turned off and only switches S 4 to S 6 are turned on.
- Converter 1 is controlled so that terminal-to-terminal voltage VDC of capacitor Cd is lowered to reference voltage VDCr 1 , and the switching from the inverter power feed mode to the bypass power feed mode is completed.
- the bypass power feed mode three phase AC power is supplied from bypass AC power supply 7 to load 8 through switches S 4 to S 6 to drive load 8 .
- repair or routine check of converter 1 , bidirectional chopper 2 , inverter 3 , battery B 1 , etc. is performed.
- converter 1 is controlled such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr 2 higher than reference voltage VDCr 1 .
- the lap power feed mode is executed for a predetermined period of time, all of switches S 1 to S 6 are turned on, and three phase AC power is supplied from both of inverter 3 and bypass AC power supply 7 to load 8 .
- switches S 4 to S 6 are turned off, only switches S 1 to S 3 are turned on, terminal-to-terminal voltage VDC of capacitor Cd is lowered to reference voltage VDCr 1 by converter 1 , and the switching from the bypass power feed mode to the inverter power feed mode is completed.
- FIG. 2 is a circuit diagram showing a configuration of converter 1 and inverter 3 .
- converter 1 includes IGBTs (Insulated Gate Bipolar Transistors) Q 1 to Q 6 and diodes D 1 to D 6 .
- the IGBTs constitute a switching element.
- the collectors of IGBTs Q 1 to Q 3 are connected together to DC positive bus Lp, and the emitters thereof are respectively connected to input nodes 1 a , 1 b , and 1 c.
- Input nodes 1 a , 1 b , and 1 c are respectively connected to the other terminals of reactors L 1 to L 3 ( FIG. 1 ).
- the collectors of IGBTs Q 4 to Q 6 are respectively connected to input nodes 1 a , 1 b , and 1 c , and the emitters thereof are connected together to DC negative bus Ln.
- Diodes D 1 to D 6 are respectively connected in anti-parallel with IGBTs Q 1 to Q 6 .
- IGBTs Q 1 and Q 4 are respectively controlled by gate signals A 1 and B 1
- IGBTs Q 2 and Q 5 are respectively controlled by gate signals A 2 and B 2
- IGBTs Q 3 and Q 6 are respectively controlled by gate signals A 3 and B 3
- Gate signals B 1 , B 2 , and B 3 are inversion signals of gate signals A 1 , A 2 , and A 3 , respectively.
- IGBTs Q 1 to Q 3 turn on when gate signals A 1 , A 2 , and A 3 are brought to “H” level, respectively, and turn off when gate signals A 1 , A 2 , and A 3 are brought to “L” level, respectively.
- IGBTs Q 4 to Q 6 turn on when gate signals B 1 , B 2 , and B 3 are brought to “H” level, respectively, and turn off when gate signals B 1 , B 2 , and B 3 are brought to “L” level, respectively.
- Each of gate signals A 1 , B 1 , A 2 , B 2 , A 2 , and B 2 is a pulse signal train and a PWM (Pulse Width Modulation) signal.
- the phase of gate signal A 1 , B 1 , the phase of gate signal A 2 , B 2 , and the phase of gate signal A 3 , B 3 are basically shifted from each other by 120 degrees.
- Gate signals A 1 , B 1 , A 2 , B 2 , A 3 , and B 3 are generated by control device 5 .
- IGBTs Q 1 and Q 5 are turned on, and current flows from input node 1 a to input node 1 b through IGBT Q 1 , DC positive bus Lp, capacitor Cd, DC negative bus Ln, and IGBT Q 5 to charge capacitor Cd.
- IGBTs Q 2 and Q 4 are turned on, and current flows from input node lb to input node la through IGBT Q 2 , DC positive bus Lp, capacitor Cd, DC negative bus Ln, and IGBT Q 4 to charge capacitor Cd. This is the same in other cases.
- Each of IGBTs Q 1 to Q 6 is turned on and off at a predetermined timing by gate signals A 1 , B 1 , A 2 , B 2 , A 3 , and B 3 , and the ON time of each of IGBTs Q 1 to Q 6 is adjusted, whereby three phase AC voltage applied to input nodes 6 a to 6 c can be converted to DC voltage VDC (terminal-to-terminal voltage of capacitor Cd).
- Inverter 3 includes IGBTs Q 11 to Q 16 and diodes D 11 to D 16 .
- the IGBTs constitute a switching element.
- the collectors of IGBTs Q 11 to Q 13 are connected together to DC positive bus Lp, and the emitters thereof are respectively connected to output nodes 3 a , 3 b , and 3 c .
- Each of output nodes 3 a , 3 b , and 3 c is connected to one terminal of the corresponding one of reactors L 4 to L 6 ( FIG. 1 ).
- the collectors of IGBTs Q 14 to Q 16 are respectively connected to output nodes 3 a , 3 b , and 3 c , and the emitters thereof are connected together to DC negative bus Ln.
- Diodes D 11 to D 16 are respectively connected in anti-parallel with IGBTs Q 11 to Q 16 .
- IGBTs Q 11 and Q 14 are respectively controlled by gate signals X 1 and Y 1
- IGBTs Q 12 and Q 15 are respectively controlled by gate signals X 2 and Y 2
- IGBTs Q 13 and Q 16 are respectively controlled by gate signals X 3 and Y 3 .
- Gate signals Y 1 , Y 2 , and Y 3 are inversion signals of gate signals X 1 , X 2 , and X 3 , respectively.
- IGBTs Q 11 to Q 13 turn on when gate signals S 1 , X 2 , and X 3 are brought to “H” level, respectively, and turn off when gate signals X 1 , X 2 , and X 3 are brought to “L” level, respectively.
- IGBTs Q 14 to Q 16 turn on when gate signals Y 1 , Y 2 , and Y 3 are brought to “H” level, respectively, and turn off when gate signals Y 1 , Y 2 , and Y 3 are brought to “L” level, respectively.
- Each of gate signals X 1 , Y 2 , X 3 , Y 1 , X 2 , and Y 3 is a pulse signal train and a PWM signal.
- the phase of gate signal X 1 , Y 1 , the phase of gate signal X 2 , Y 2 , and the phase of gate signal X 3 , Y 3 are basically shifted from each other by 120 degrees.
- Gate signals X 1 , Y 1 , X 2 , Y 2 , X 3 , and Y 3 are generated by control device 5 .
- DC positive bus Lp is connected to output node 3 a through IGBT Q 11
- output node 3 b is connected to DC negative bus Ln through IGBT Q 15
- a positive voltage is output between output nodes 3 a and 3 b.
- Each of IGBTs Q 11 to Q 16 is turned on and off at a predetermined timing by gate signals X 1 , Y 1 , X 2 , Y 2 , X 3 , and Y 3 , and the ON time of each of IGBTs Q 11 to Q 16 is adjusted, whereby DC voltage VDC between buses Lp and Ln can be converted to three phase AC voltages Va, Vb, and Vc.
- FIG. 3 is an equivalent circuit diagram showing a configuration of commercial AC power supply 6 .
- commercial AC power supply 6 includes three phase AC power supplies 6 U, 6 V, and 6 W star-connected (Y-connected) to neutral point terminal 6 d .
- AC power supply 6 U is connected between AC output terminal 6 a and neutral point terminal 6 d and outputs AC voltage Vu 1 to AC output terminal 6 a .
- AC power supply 6 V is connected between AC output terminal 6 b and neutral point terminal 6 d and outputs AC voltage Vv 1 to AC output terminal 6 b .
- AC power supply 6 W is connected between AC output terminal 6 c and neutral point terminal 6 d and outputs AC voltage Vw 1 to AC output terminal 6 c.
- Each of AC voltages Vu 1 , Vv 1 , and Vw 1 changes sinusoidally at a commercial frequency (for example, 60 Hz).
- the peak values ⁇ 2 times the effective value) of AC voltages Vu 1 , Vv 1 , and Vw 1 are the same, and the phases thereof are shifted from each other by 120 degrees.
- AC power supplies 6 U, 6 V, and 6 W correspond to, for example, three phase windings at the last stage included in a three phase transformer at the last stage of commercial AC power supply 6 .
- FIG. 4 is an equivalent circuit diagram showing a configuration of bypass AC power supply 7 .
- bypass AC power supply 7 includes three phase AC power supplies 7 U, 7 V, and 7 W star-connected to neutral point terminal 7 d .
- AC power supply 7 U is connected between AC output terminal 7 a and neutral point terminal 7 d and outputs AC voltage Vu 2 to AC output terminal 7 a .
- AC power supply 7 V is connected between AC output terminal 7 b and neutral point terminal 7 d and outputs AC voltage Vv 2 to AC output terminal 7 b .
- AC power supply 7 W is connected between AC output terminal 7 c and neutral point terminal 7 d and outputs AC voltage Vw 2 to AC output terminal 7 c.
- Each of AC voltages Vu 2 , Vv 2 , and Vw 2 changes sinusoidally at a commercial frequency.
- the peak values of AC voltages Vu 2 , Vv 2 , and Vw 2 are the same, and the phases thereof are shifted from each other by 120 degrees.
- AC power supplies 7 U, 7 V, and 7 W correspond to, for example, a three phase coil of a self-generator.
- the phases (and peak values) of AC voltages Vu 2 , Vv 2 , and Vw 2 of bypass AC power supply 7 match the phases (and peak values) of AC voltages Vu 1 , Vv 1 , and Vw 1 of commercial AC power supply 6 . In this state, no circulating current flows through the uninterruptible power supply apparatus.
- FIGS. 5(A) to 5(C) are diagrams showing the relation between AC voltages Vu 1 , Vv 1 , and Vw 1 of commercial AC power supply 6 and AC voltages Vu 2 , Vv 2 , and Vw 2 of bypass AC power supply 7 .
- Each of AC voltages Vu 1 , Vv 1 , Vw 1 , Vu 2 , Vv 2 , and Vw 2 is illustrated by a vector.
- AC voltages Vu 1 , Vv 1 , and Vw 1 are out of phase by 120 degrees
- AC voltages Vu 2 , Vv 2 , and Vw 2 are out of phase by 120 degrees.
- FIG. 5(A) shows a case where the phases of AC voltages Vu 2 , Vv 2 , and Vw 2 match the phases of AC voltages Vu 1 , Vv 1 , and Vw 1 , respectively.
- FIG. 5(B) shows a case where the phases of AC voltages Vu 2 , Vv 2 , and Vw 2 lag behind the phases of AC voltages Vu 1 , Vv 1 , and Vw 1 , respectively, by 60 degrees.
- AC voltage Vu 1 and AC voltage Vw 2 are out of phase by 180 degrees.
- voltage ⁇ V 12 Vu 1 -Vw 2 that is the difference between AC voltage Vu 1 and AC voltage Vw 2 is the sum of peak values of AC voltages Vu 1 and Vw 2 .
- FIG. 5(C) shows a case where the phases of AC voltages Vu 2 , Vv 2 , and Vw 2 are ahead of the phases of AC voltages Vu 1 , Vv 1 , and Vv 1 , respectively, by 60 degrees.
- AC voltage Vu 1 and AC voltage Vv 2 are out of phase by 180 degrees.
- voltage ⁇ V 12 Vu 1 -Vv 2 that is the difference between AC voltage Vu 1 and AC voltage Vv 2 is the sum of peak values of AC voltages Vu 1 and Vv 2 .
- terminal-to-terminal voltage VDC of capacitor Cd is smaller than the sum of peak values of AC voltages Vu 1 , Vv 1 , Vw 1 and peak values of AC voltages Vu 2 , Vv 2 , Vw 2 .
- the following problem arises.
- circulating current IC flows through a path from one terminal (output terminal 6 a ) of AC power supply 6 U to the other terminal of AC power supply 6 U through input node 1 a of converter 1 , diode D 1 ( FIG. 2 ), DC positive bus Lp, capacitor Cd, DC negative bus Ln, diode D 16 ( FIG. 2 ), output node 3 c of inverter 3 , AC power supply 7 W, neutral point terminal 7 d , the line of ground voltage GND, and neutral point terminal 6 d .
- filters F 1 , F 2 , switches S 1 to S 6 turned on, and the like are not illustrated.
- circulating current IC flows through the path shown in FIG. 7 . That is, circulating current IC flows through a path from one terminal (output terminal 7 a ) of AC power supply 7 U to the other terminal of AC power supply 7 U through output node 3 c of inverter 3 , diode D 13 ( FIG. 2 ), DC positive bus Lp, capacitor Cd, DC negative bus Ln, diode D 4 ( FIG. 2 ), input node la of converter 1 , AC power supply 6 U, neutral point terminal 6 d , the line of ground voltage GND, and neutral point terminal 7 d.
- terminal-to-terminal voltage VDC of capacitor Cd is set to reference voltage VDCr 2 equal to or higher than a voltage of the sum of the peak values of AC voltages Vu 1 , Vv 1 , Vw 1 and the peak values of AC voltages Vu 2 , Vv 2 , Vw 2 to prevent circulating current IC from flowing through the uninterruptible power supply apparatus.
- terminal-to-terminal voltage VDC of capacitor Cd is set to reference voltage VDCr 1 lower than a voltage of the sum of peak values of AC voltage Vu 1 , Vv 1 , Vw 1 and peak values of AC voltage Vu 2 , Vv 2 , Vw 2 to reduce power consumption and improve the efficiency.
- bypass AC power supply 7 When bypass AC power supply 7 is stable, AC output voltages Vu 2 , Vv 2 , and Vw 2 of bypass AC power supply 7 match AC output voltages Vu 1 , Vv 1 , and Vw 1 of commercial AC power supply 6 , and therefore the voltage of the sum of peak values of AC voltages Vu 1 , Vv 1 , and Vw 1 and peak values of AC voltages Vu 2 , Vv 2 , and Vw 2 is equal to the voltage twice the peak values of AC voltages Vu 1 , Vv 1 , and Vwl.
- the peak values of AC voltages Vu 1 , Vv 1 , and Vw 1 are the same value.
- the effective value of AC voltage Vu 1 is 277 V and the peak value thereof is 392 V.
- the voltage twice the peak value of AC voltage Vu 1 is 784 V.
- Reference voltage VDCr 1 is set to 750 V lower than 784 V.
- Reference voltage VDCr 2 is set to 920 V higher than 784 V.
- Reference voltage VDCr 2 is set to a value lower than upper limit value VDCH (for example, 1000 V) of terminal-to-terminal voltage VDC of capacitor Cd.
- FIG. 8 is a block diagram showing a configuration of a part of control device 5 that is related to control of converter 1 and switches S 1 to S 6 .
- control device 5 includes a signal generating circuit 11 , a timer 12 , control units 13 and 15 , and a reference voltage generating circuit 14 .
- Operation unit 4 brings mode select signal MS to “L” level when the user of the uninterruptible power supply apparatus selects the inverter power feed mode, and brings mode select signal MS to “H” level when the user selects the bypass power feed mode.
- Signal generating circuit 11 raises switch command signal PC to “H” level for a predetermined period of time, in response to each of the rising edge and the falling edge of mode select signal MS from operation unit 4 .
- Timer 12 successively measures first time T 1 , second time T 2 , and third time T 3 , in response to the rising edge of switch command signal PC.
- Timer 12 brings switch signal ⁇ C to “H” level that is the active level from the rising edge of switch command signal PC to third time T 3 .
- timer 12 brings overlap command signal ⁇ OL to “H” level that is the active level from first time T 1 to second time T 2 .
- Control unit 13 controls switches S 1 to S 6 in accordance with mode select signal MS and overlap command signal ⁇ OL. When both of mode select signal MS and overlap command signal ⁇ OL are “L” level, control unit 13 turns on switches S 1 to S 3 and turns off switches S 4 to S 6 . Control unit 13 corresponds to an embodiment of “first control unit”.
- control unit 13 When overlap command signal ⁇ OL is “H” level, control unit 13 turns on all of switches S 1 to S 6 .
- mode select signal MS When mode select signal MS is “H” level and overlap command signal ⁇ OL is “L” level, control unit 13 turns on switches S 4 to S 6 and turns off switches S 1 to S 3 .
- Reference voltage generating circuit 14 outputs reference voltage VDCr based on switch signal ⁇ C from timer 12 .
- switch signal ⁇ C is L level that is the inactive level
- reference voltage VDCr is brought to reference voltage VDCr 1 .
- switch signal ⁇ C is H level that is the active level
- reference voltage VDCr is brought to reference voltage VDCr 2 .
- Control unit 15 operates based on AC input voltages Vu 1 , Vv 1 , Vw 1 , three phase input currents I 1 to I 3 , DC voltage VDC, and output voltage VDCr 1 (or VDCr 2 ) of reference voltage generating circuit 14 and controls converter 1 such that terminal-to-terminal voltage VDC of capacitor Cd matches output voltage VDCr 1 (or VDCr 2 ) of reference voltage generating circuit 14 .
- Control unit 15 corresponds to an embodiment of “second control unit”.
- FIG. 9 is a circuit block diagram showing a configuration of control unit 15 .
- control unit 15 includes voltage detectors 21 and 28 , subtracters 22 and 26 A to 26 C, a DC voltage control circuit 23 , a sine wave generating circuit 24 , multipliers 25 A to 25 C, a current control circuit 27 , adders 29 A to 29 C, a PWM circuit 30 , and a gate circuit 31 .
- Voltage detector 21 detects terminal-to-terminal voltage VDC of capacitor Cd and outputs a signal indicating the detected value.
- DC voltage control circuit 23 calculates current command value Ic, for example, by performing proportional operation or proportional integral operation of deviation ⁇ VDC.
- Sine wave generating circuit 24 generates a three-phase sine wave signal having the same phase as three phase AC voltages Vu 1 , Vv 1 , and Vw 1 from commercial AC power supply 6 .
- Multipliers 25 A to 25 C multiply the three phase sine wave signals by current command value Ic to generate three phase current command values I 1 c to I 3 c , respectively.
- Current control circuit 27 generates voltage command values V 1 a , V 2 a , and V 3 a such that each of deviations ⁇ I 1 , ⁇ I 2 , and ⁇ I 3 becomes zero.
- Current control circuit 27 generates voltage command values V 1 a , V 2 a , and V 3 a , for example, by performing proportional control or proportional integral control of deviations ⁇ I 1 , ⁇ I 2 , and ⁇ I 3 .
- Voltage detector 28 detects instantaneous values of three phase AC voltages Vu 1 , Vv 1 , and Vw 1 from commercial AC power supply 6 and outputs signals indicating their detected values.
- Adder 29 A adds voltage command value V 1 a to AC voltage Vu 1 detected by voltage detector 28 to generate voltage command value V 1 c .
- Adder 29 B adds voltage command value V 2 a to AC voltage Vv 1 detected by voltage detector 28 to generate voltage command value V 2 c .
- Adder 29 C adds voltage command value V 3 a to AC voltage Vw 1 detected by voltage detector 28 to generate voltage command value V 3 c.
- PWM circuit 30 generates PWM control signals ⁇ 1 to ⁇ 3 for controlling converter 1 , based on voltage command values V 1 c to V 3 c .
- Gate circuit 31 generates gate signals A 1 , B 1 , A 2 , B 2 , A 2 , and B 2 ( FIG. 2 ) based on PWM control signals ⁇ 1 to ⁇ 3 .
- FIGS. 10(A) to 10(H) are time charts showing the operation of control device 5 shown in FIG. 8 .
- FIG. 10(A) shows the waveform of mode select signal MS
- FIG. 10(B) shows the waveform of switch command signal PC
- FIG. 10(C) shows the waveform of switch signal ⁇ C
- FIG. 10(D) shows the waveform of overlap command signal ⁇ OL.
- FIG. 10(E) shows reference voltage VDCr
- FIG. 10(F) shows terminal-to-terminal voltage VDC of capacitor Cd
- FIG. 10(G) shows the state of switches S 1 to S 3
- FIG. 10(H) shows the state of switches S 4 to S 6 .
- FIGS. 10(A) to 10(H) show the operation in a case where the inverter power feed mode is switched to the bypass power feed mode.
- the inverter power feed mode is executed, and all of mode select signal MS, switch command signal PC, switch signal ⁇ C, and overlap command signal ⁇ OL are brought to “L” level.
- Reference voltage VDCr is brought to reference voltage VDCr 1
- terminal-to-terminal voltage VDC of capacitor Cd is brought to reference voltage VDCr 1
- switches S 1 to S 3 are turned on
- switches S 4 to S 6 are turned off.
- mode select signal MS is raised from “L” level to “H” level
- switch command signal PC is raised to “H” level by signal generating circuit 11 for a predetermined period of time.
- timer 12 successively measures first time T 1 , second time T 2 , and third time T 3 and generates switch signal 4 )C and overlap command signal ⁇ OL based on the time measurement result.
- Switch signal ⁇ C is brought to “H” level from the rising edge of switch command signal PC (time t 1 ) to third time T 3 (time t 4 ).
- Overlap command signal ⁇ OL is brought to “H” level from first time T 1 (time t 2 ) to second time T 2 (time t 3 ).
- switch signal ⁇ C When switch signal ⁇ C is raised from “L” level to “H” level (time t 1 ), reference voltage VDCr is raised from reference voltage VDCr 1 to reference voltage VDCr 2 , and converter 1 is controlled by control unit 15 such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr 2 .
- switch signal ⁇ C When switch signal ⁇ C is lowered to “L” level (time t 4 ), reference voltage VDCr is lowered to reference voltage VDCr 1 , and capacitor Cd is discharged. When terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr 1 , the switching from the inverter power feed mode to the bypass power feed mode is completed.
- FIGS. 11(A) to 11(H) are other time charts showing the operation of control device 5 shown in FIG. 8 , in comparison with FIGS. 10(A) to 10(H) .
- FIG. 11(A) to 11(H) show the operation in a case where the bypass power feed mode is switched to the inverter power feed mode.
- mode select signal MS is brought to “H” level, and all of switch command signal PC, switch signal ⁇ C, and overlap command signal ⁇ OL are brought to “L” level.
- Reference voltage VDCr is brought to reference voltage VDCr 1
- terminal-to-terminal voltage VDC of capacitor Cd is brought to reference voltage VDCr 1
- switches S 1 to S 3 are turned off, and switches S 4 to S 6 are turned on.
- mode select signal MS is lowered from “H” level to “L” level
- switch command signal PC is raised to “H” level by signal generating circuit 11 for a predetermined period of time.
- timer 12 successively measures first time T 1 , second time T 2 , and third time T 3 and generates switch signal ⁇ C and overlap command signal ⁇ OL based on the time measurement result.
- Switch signal ⁇ C is brought to “H” level from the rising edge of switch command signal PC (time t 1 ) to third time T 3 (time t 4 ).
- Overlap command signal ⁇ OL is set to “H” level from first time T 1 (time t 2 ) to second time T 2 (time t 3 ).
- switch signal ⁇ C When switch signal ⁇ C is raised from “L” level to “H” level (time t 1 ), reference voltage VDCr is raised from reference voltage VDCr 1 to reference voltage VDCr 2 , and converter 1 is controlled by control unit 15 such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr 2 .
- switch signal ⁇ C When switch signal ⁇ C is lowered to “L” level (time t 4 ), reference voltage VDCr is lowered to reference voltage VDCr 1 , and capacitor Cd is discharged. When terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr 1 , the switching from the bypass power feed mode to the inverter power feed mode is completed.
- converter 1 in the switching period in which the inverter power feed mode and the bypass power feed mode are switched, converter 1 is controlled such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr 2 higher than reference voltage VDCr 1 to prevent circulating current IC from flowing through a path including capacitor Cd. Therefore, even when both of neutral point terminal 6 d of commercial AC power supply 6 and neutral point terminal 7 d of bypass AC power supply 7 are grounded, flowing of circulating current IC can be prevented.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Business, Economics & Management (AREA)
- Emergency Management (AREA)
- Inverter Devices (AREA)
- Stand-By Power Supply Arrangements (AREA)
Abstract
Description
- The present invention relates to an uninterruptible power supply apparatus, and more particularly to an uninterruptible power supply apparatus having an inverter power feed mode in which AC power is supplied from an inverter to a load, a bypass power feed mode in which AC power is supplied from a bypass AC power supply to the load, and a lap power feed mode in which AC power is supplied from both of the inverter and the bypass AC power supply to the load.
- For example, WO2017/017719 (PTL 1) discloses an uninterruptible power supply apparatus having an inverter power feed mode, a bypass power feed mode, and a lap power feed mode. This uninterruptible power supply apparatus includes a converter configured to convert AC voltage supplied from a commercial AC power supply to DC voltage, a capacitor configured to smooth DC output voltage from the converter, an inverter configured to convert terminal-to-terminal voltage of the capacitor to AC voltage, a first switch having one terminal receiving AC output voltage of the inverter and the other terminal connected to a load, and a second switch having one terminal receiving AC voltage supplied from a bypass AC power supply and the other terminal connected to the load.
- In the inverter power feed mode, the first switch is turned on and the second switch is turned off In the bypass power feed mode, the second switch is turned on and the first switch is turned off. In the lap power feed mode, both the first and second switches are turned on. The lap power feed mode is executed in a switching period of switching between the inverter power feed mode and the bypass power feed mode.
- PTL 1: WO2017/017719
- Unfortunately, in the conventional uninterruptible power supply apparatus, the commercial AC power supply and the bypass AC power supply each include a three phase AC power supply star-connected to a neutral point, and when both of the neutral points of the commercial AC power supply and the bypass AC power supply are grounded, circulating current may flow from one AC power supply of the commercial AC power supply and the bypass AC power supply to the other AC power supply through the capacitor in the lap power feed mode (see
FIG. 6 ,FIG. 7 ). If a large circulating current flows, overcurrent is detected, or overvoltage of the capacitor is detected, so that the operation of the uninterruptible power supply apparatus is stopped, and the operation of the load is stopped. - A main object of the present invention is therefore to provide an uninterruptible power supply apparatus capable of preventing circulating current from flowing even when the neutral points of the first and second AC power supplies are grounded.
- An uninterruptible power supply apparatus according to the present invention includes a forward converter, a capacitor, a reverse converter, a first switch, a second switch, a first control unit, and a second control unit. The forward converter converts three phase AC voltage supplied from a first AC power supply to DC voltage. The capacitor smooths DC output voltage of the forward converter. The reverse converter converts terminal-to-terminal voltage of the capacitor to three phase AC voltage. The first switch is disposed corresponding to each phase of three phase AC voltage output from the reverse converter and has one terminal receiving AC voltage of a corresponding phase and the other terminal connected to a load. The second switch is disposed corresponding to each phase of three phase AC voltage supplied from a second AC power supply and has one terminal receiving AC voltage of a corresponding phase and the other terminal connected to a load. The first control unit turns on the first switch and turns off the second switch in a first mode in which three phase AC voltage is supplied from the reverse converter to the load. The first control unit turns on the second switch and turns off the first switch in a second mode in which three phase AC voltage is supplied from the second AC power supply to the load. The first control unit turns on both of the first and second switches and executes a third mode in which three phase AC voltage is supplied from both of the reverse converter and the second AC power supply to the load, in a switching period in which one mode of the first and second modes is switched to the other mode. The second control unit controls the forward converter such that terminal-to-terminal voltage of the capacitor becomes a first reference voltage in the first and second modes. The second control unit controls the forward converter such that terminal-to-terminal voltage of the capacitor becomes a second reference voltage higher than the first reference voltage in the switching period. The second control unit prevents circulating current from flowing from one AC power supply of the first and second AC power supplies to the other AC power supply through the capacitor.
- In the uninterruptible power supply apparatus according to the present invention, in the switching period in which the first mode and the second mode are switched, the forward converter is controlled such that the terminal-to-terminal voltage of the capacitor becomes the second reference voltage higher than the first reference voltage to prevent circulating current from flowing through a path including the capacitor. The flowing of circulating current therefore can be prevented even when both of the neutral points of the first and second AC power supplies are grounded.
-
FIG. 1 is a circuit block diagram showing a configuration of an uninterruptible power supply apparatus according to an embodiment of the present invention. -
FIG. 2 is a circuit diagram showing a configuration of a converter and an inverter shown inFIG. 1 . -
FIG. 3 is an equivalent circuit diagram showing a configuration of a commercial AC power supply shown inFIG. 1 . -
FIG. 4 is an equivalent circuit diagram showing a configuration of a bypass AC power supply shown inFIG. 1 . -
FIG. 5 is a diagram showing the relation between three phase AC voltage of the commercial AC power supply shown inFIG. 3 and three phase AC voltage of the bypass AC power supply. -
FIG. 6 is a circuit block diagram for explaining the effect of the present invention. -
FIG. 7 is another circuit block diagram for explaining the effect of the present invention. -
FIG. 8 is a block diagram showing the main part of a control device shown inFIG. 1 . -
FIG. 9 is a circuit block diagram showing a configuration of acontrol unit 15 shown inFIG. 8 . -
FIG. 10 is a time chart showing the operation of the control device shown inFIG. 8 . -
FIG. 11 is another time chart showing the operation of the control device shown inFIG. 8 . -
FIG. 1 is a circuit block diagram showing a configuration of an uninterruptible power supply apparatus according to an embodiment of the present invention. InFIG. 1 , this uninterruptible power supply apparatus includes capacitors C1 to C6 and Cd, reactors L1 to L6, current detectors CT1 to CT6, aconverter 1, a DC positive bus Lp, a DC negative bus Ln, abidirectional chopper 2, aninverter 3, switches S1 to S6, an operation unit 4, and acontrol device 5. - This uninterruptible power supply apparatus receives three phase AC power with a commercial frequency from a commercial
AC power supply 6 and a bypassAC power supply 7 and supplies three phase AC power with a commercial frequency to aload 8. CommercialAC power supply 6 outputs three phase AC voltages Vu1, Vv1, and Vw1 toAC output terminals 6 a to 6 c, respectively. Aneutral point terminal 6 d of commercialAC power supply 6 receives ground voltage GND. - Instantaneous values of three phase AC voltages Vu1, Vv1, and Vw1 are detected by
control device 5.Control device 5 detects whether a power failure of commercialAC power supply 6 has occurred, based on AC output voltages Vu1, Vv1, and Vw1 of commercialAC power supply 6. - Bypass
AC power supply 7 outputs three phase AC voltages Vu2, Vv2, and Vw2 toAC output terminals 7 a to 7 c, respectively. Aneutral point terminal 7 d of bypassAC power supply 7 receives ground voltage GND. Instantaneous values of three phase AC voltages Vu2, Vv2, and Vw2 are detected bycontrol device 5.AC input terminals 8 a to 8 c ofload 8 receive three phase AC voltage from the uninterruptible power supply apparatus.Load 8 is driven by three phase AC power supplied from the uninterruptible power supply apparatus. - Capacitors C1 to C3 each have one electrode connected to the corresponding one of
AC output terminals 6 a to 6 c of commercialAC power supply 6 and have the other electrodes connected to each other. Reactors L1 to L3 each have one terminal connected to the corresponding one ofAC output terminals 6 a to 6 c of commercialAC power supply 6 and have the other terminals connected to three input nodes ofconverter 1. - Capacitors C1 to C3 and reactors L1 to L3 constitute an AC filter F1. AC filter F1 is a low pass filter, allows AC current with a commercial frequency to flow from commercial
AC power supply 6 to converter 1, and prevents a signal with a switching frequency from flowing fromconverter 1 to commercialAC power supply 6. Current detectors CT1 to CT3 detect AC currents I1 to I3 flowing through reactors L1 to L3, respectively, and apply a signal indicating a detected value tocontrol device 5. - The positive-side output node of
converter 1 is connected to the positive-side input node ofinverter 3 through DC positive bus Lp. The negative-side output node ofconverter 1 is connected to the negative-side input node ofinverter 3 through DC negative bus Ln. Capacitor Cd is connected between buses Lp and Ln and smooths DC voltage VDC between buses Lp and Ln. An instantaneous value of DC voltage VDC is detected bycontrol device 5. -
Converter 1 is controlled bycontrol device 5 and converts three phase AC power from commercialAC power supply 6 to DC power when three phase AC power is supplied normally from commercial AC power supply 6 (in a sound state of commercial AC power supply 6). DC power generated byconverter 1 is supplied tobidirectional chopper 2 andinverter 3 through buses Lp and Ln. - In a sound state of commercial
AC power supply 6,control device 5controls converter 1 such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr1. In the switching period in which the inverter power feed mode of supplying AC power frominverter 3 to load 8 and the bypass power feed mode of supplying AC power from bypassAC power supply 7 to load 8 are switched,control device 5controls converter 1 such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr2 higher than reference voltage VDCr1, thereby preventing flowing of the circulating current. - Reference voltage VDCr1 is set to a voltage lower than a voltage twice the peak values of three phase AC voltages Vu1, Vv1, Vw1 of commercial
AC power supply 6. Reference voltage VDCr2 is set to a voltage equal to or higher than a voltage twice the peak values of three phase AC voltages Vu1, Vv1, Vw1 of commercialAC power supply 6. The relation between reference voltages VDCr1, VDCr2 and circulating current will be described in detail later. - When supply of three phase AC power from commercial
AC power supply 6 is stopped (at the time of a power failure of commercial AC power supply 6), the operation ofconverter 1 is stopped. AC filter F1 andconverter 1 constitute a forward converter that converts three phase AC power from commercialAC power supply 6 to DC power. -
Bidirectional chopper 2 is controlled bycontrol device 5, stores DC power generated byconverter 1 into battery B1 in a sound state of commercialAC power supply 6, and supplies DC power in battery B1 toinverter 3 through buses Lp and Ln in response to occurrence of a power failure of commercialAC power supply 6. An instantaneous value of terminal-to-terminal voltage VB of battery B1 is detected bycontrol device 5. -
Control device 5 controlsbidirectional chopper 2 such that terminal-to-terminal voltage VB of battery B1 becomes reference voltage VBr in a sound state of commercialAC power supply 6 and controlsbidirectional chopper 2 such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr1 at the time of a power failure of commercialAC power supply 6. -
Inverter 3 is controlled bycontrol device 5 and converts DC power supplied fromconverter 1 andbidirectional chopper 2 to three phase AC power with a commercial frequency. - Each of three output nodes of
inverter 3 is connected to one terminal of the corresponding one of reactors L4 to L6. The other terminal of each of reactors L4 to L6 is connected to one terminal of the corresponding one of switches S1 to S3, and the other terminals of switches S1 to S3 are respectively connected to threeAC input terminals 8 a to 8 c ofload 8. Switches S1 to S3 correspond to an embodiment of “first switch”. One electrode of each of capacitors C4 to C6 is connected to the other terminal of the corresponding one of reactors L4 to L6, and the other electrodes of capacitors C4 to C6 are connected together to the other electrodes of capacitors C1 to C3. - Capacitors C4 to C6 and reactors L4 to L6 constitute an AC filter F2. AC filter F2 is a low pass filter, allows AC current with a commercial frequency to flow from
inverter 3 to load 8, and prevents a signal with a switching frequency from flowing frominverter 3 to load 8. In other words, AC filter F2 converts three phase rectangular wave voltage output frominverter 3 to sinusoidal three phase AC voltages Va, Vb, and Vc. - Instantaneous values of three phase AC voltages Va to Vc are detected by
control device 5. Current detectors CT4 to CT6 detect AC currents I4 to I6 flowing through reactors L4 to L6, respectively, and apply a signal indicating a detected value to controldevice 5. -
Control device 5controls inverter 3 such that AC output voltages Va to Vc become AC output voltages Vu2, Vv2, and Vw2, respectively, based on AC output voltages Va to Vc ofinverter 3, AC output voltages Vu2, Vv2, and Vw2 of bypassAC power supply 7, andAC currents 14 to 16. - Switches S4 to S6 each have one terminal connected to the corresponding one of
AC output terminals 7 a to 7 c of bypassAC power supply 7 and have the other terminals respectively connected toAC input terminals 8 a to 8 c ofload 8. Switches 51 to S6 are controlled bycontrol device 5. Switches S4 to S6 correspond to an embodiment of “second switch”. - In the inverter power feed mode (first power feed mode) in which three phase AC power generated by
inverter 3 is supplied to load 8,control device 5 turns on switches S1 to S3 and turns off switches S4 to S6. - In the bypass power feed mode (second power feed mode) in which three phase AC power from bypass
AC power supply 7 is supplied to load 8,control device 5 turns off switches S1 to S3 and turns on switches S4 to S6. In the lap power feed mode (third power feed mode) in which three phase AC power from both ofinverter 3 and bypassAC power supply 7 is supplied to load 8,control device 5 turns on switches S1 to S6. - Operation unit 4 (selector) includes a plurality of buttons operated by a user of the uninterruptible power supply apparatus and an image display unit presenting a variety of information. The user can operate operation unit 4 to power on and off the uninterruptible power supply apparatus and select one mode of the automatic operation mode, the bypass power feed mode, and the inverter power feed mode.
-
Control device 5 controls the entire uninterruptible power supply apparatus based on a signal from operation unit 4, AC output voltages Vu1, Vv1, and Vw1 of commercialAC power supply 6, AC input currents I1 to I3, terminal-to-terminal voltage VDC of capacitor Cd, terminal-to-terminal voltage VB of battery B1, AC output currents I4 to I6, AC output voltages Va to Vc, and AC output voltages Vu2, Vv2, and Vw2 of bypassAC power supply 7, and the like. - The operation of this uninterruptible power supply apparatus will now be described briefly. When the automatic operation mode is selected using operation unit 4 in a sound state of commercial
AC power supply 6,converter 1 is controlled such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr1,bidirectional chopper 2 is controlled such that terminal-to-terminal voltage VB of battery B1 becomes reference voltage VBr, andinverter 3 is controlled such that AC output voltages Va to Vc become AC output voltages Vu2, Vv2, and Vw2, respectively, of bypassAC power supply 7. - Furthermore, switches S1 to S3 are turned on and switches S4 to S6 are turned off, and
inverter 3 is connected to load 8 through AC filter F2 and switches S1 to S3. AC output voltages Va to Vc are then supplied to load 8 through switches S1 to S3 to driveload 8. - When a power failure of commercial
AC power supply 6 occurs, the operation ofconverter 1 is stopped,bidirectional chopper 2 is controlled such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr1, andinverter 3 is controlled such that AC output voltages Va to Vc become AC output voltages Vu2, Vv2, and Vw2, respectively, of bypassAC power supply 7. - When DC power of battery B1 is consumed and terminal-to-terminal voltage VB of battery B1 reaches a lower limit value, the operation of
bidirectional chopper 2 andinverter 3 is stopped. Thus, even when a power failure of commercialAC power supply 6 occurs, the operation ofload 8 can be continued for a period until the terminal-to-terminal voltage VB of battery B1 reaches the lower limit value. - When the inverter power feed mode is selected using operation unit 4 in a sound state of commercial
AC power supply 6,converter 1 is controlled such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr1, andbidirectional chopper 2 is controlled such that terminal-to-terminal voltage VB of battery B1 becomes reference voltage VBr, in the same manner as in the automatic operation mode.Inverter 3 is controlled such that AC output voltages Va to Vc become AC output voltages Vu2, Vv2, and Vw2, respectively, of bypassAC power supply 7, switches S1 to S3 are turned on and switches S4 to S6 are turned off. - When the bypass power feed mode is selected using operation unit 4 in the inverter power feed mode,
converter 1 is controlled such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr2 higher than reference voltage VDCr1. - When VDC=VDCr2 is reached, the lap power feed mode is executed for a predetermined period of time, all of switches S1 to S6 are turned on, and three phase AC power is supplied from both of
inverter 3 and bypassAC power supply 7 to load 8. At this point of time, since VDC=VDCr2 is attained, circulating current does not flow through the uninterruptible power supply apparatus. - When the lap power feed mode ends, switches S1 to S3 are turned off and only switches S4 to S6 are turned on.
Converter 1 is controlled so that terminal-to-terminal voltage VDC of capacitor Cd is lowered to reference voltage VDCr1, and the switching from the inverter power feed mode to the bypass power feed mode is completed. In the bypass power feed mode, three phase AC power is supplied from bypassAC power supply 7 to load 8 through switches S4 to S6 to driveload 8. In the bypass power feed mode, for example, repair or routine check ofconverter 1,bidirectional chopper 2,inverter 3, battery B1, etc. is performed. - When the inverter power feed mode is selected using operation unit 4 in the bypass power feed mode,
converter 1 is controlled such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr2 higher than reference voltage VDCr1. - When VDC=VDCr2 is reached, the lap power feed mode is executed for a predetermined period of time, all of switches S1 to S6 are turned on, and three phase AC power is supplied from both of
inverter 3 and bypassAC power supply 7 to load 8. - When the lap power feed mode ends, switches S4 to S6 are turned off, only switches S1 to S3 are turned on, terminal-to-terminal voltage VDC of capacitor Cd is lowered to reference voltage VDCr1 by
converter 1, and the switching from the bypass power feed mode to the inverter power feed mode is completed. - The relation between circulating current flowing through such an uninterruptible power supply apparatus and reference voltages VDCr1, VDCr2 will now be described in detail.
FIG. 2 is a circuit diagram showing a configuration ofconverter 1 andinverter 3. InFIG. 2 ,converter 1 includes IGBTs (Insulated Gate Bipolar Transistors) Q1 to Q6 and diodes D1 to D6. The IGBTs constitute a switching element. The collectors of IGBTs Q1 to Q3 are connected together to DC positive bus Lp, and the emitters thereof are respectively connected to inputnodes -
Input nodes FIG. 1 ). The collectors of IGBTs Q4 to Q6 are respectively connected to inputnodes - IGBTs Q1 and Q4 are respectively controlled by gate signals A1 and B1, IGBTs Q2 and Q5 are respectively controlled by gate signals A2 and B2, and IGBTs Q3 and Q6 are respectively controlled by gate signals A3 and B3. Gate signals B1, B2, and B3 are inversion signals of gate signals A1, A2, and A3, respectively.
- IGBTs Q1 to Q3 turn on when gate signals A1, A2, and A3 are brought to “H” level, respectively, and turn off when gate signals A1, A2, and A3 are brought to “L” level, respectively. IGBTs Q4 to Q6 turn on when gate signals B1, B2, and B3 are brought to “H” level, respectively, and turn off when gate signals B1, B2, and B3 are brought to “L” level, respectively.
- Each of gate signals A1, B1, A2, B2, A2, and B2 is a pulse signal train and a PWM (Pulse Width Modulation) signal. The phase of gate signal A1, B1, the phase of gate signal A2, B2, and the phase of gate signal A3, B3 are basically shifted from each other by 120 degrees. Gate signals A1, B1, A2, B2, A3, and B3 are generated by
control device 5. For example, when the level of AC input voltage Vu1 is higher than the level of AC input voltage Vv1, IGBTs Q1 and Q5 are turned on, and current flows frominput node 1 a to inputnode 1 b through IGBT Q1, DC positive bus Lp, capacitor Cd, DC negative bus Ln, and IGBT Q5 to charge capacitor Cd. - Conversely, when the level of AC input voltage Vv1 is higher than the level of AC input voltage Vu1, IGBTs Q2 and Q4 are turned on, and current flows from input node lb to input node la through IGBT Q2, DC positive bus Lp, capacitor Cd, DC negative bus Ln, and IGBT Q4 to charge capacitor Cd. This is the same in other cases.
- Each of IGBTs Q1 to Q6 is turned on and off at a predetermined timing by gate signals A1, B1, A2, B2, A3, and B3, and the ON time of each of IGBTs Q1 to Q6 is adjusted, whereby three phase AC voltage applied to input
nodes 6 a to 6 c can be converted to DC voltage VDC (terminal-to-terminal voltage of capacitor Cd). -
Inverter 3 includes IGBTs Q11 to Q16 and diodes D11 to D16. The IGBTs constitute a switching element. The collectors of IGBTs Q11 to Q13 are connected together to DC positive bus Lp, and the emitters thereof are respectively connected tooutput nodes output nodes FIG. 1 ). The collectors of IGBTs Q14 to Q16 are respectively connected tooutput nodes - IGBTs Q11 and Q14 are respectively controlled by gate signals X1 and Y1, IGBTs Q12 and Q15 are respectively controlled by gate signals X2 and Y2, and IGBTs Q13 and Q16 are respectively controlled by gate signals X3 and Y3. Gate signals Y1, Y2, and Y3 are inversion signals of gate signals X1, X2, and X3, respectively.
- IGBTs Q11 to Q13 turn on when gate signals S1, X2, and X3 are brought to “H” level, respectively, and turn off when gate signals X1, X2, and X3 are brought to “L” level, respectively. IGBTs Q14 to Q16 turn on when gate signals Y1, Y2, and Y3 are brought to “H” level, respectively, and turn off when gate signals Y1, Y2, and Y3 are brought to “L” level, respectively.
- Each of gate signals X1, Y2, X3, Y1, X2, and Y3 is a pulse signal train and a PWM signal. The phase of gate signal X1, Y1, the phase of gate signal X2, Y2, and the phase of gate signal X3, Y3 are basically shifted from each other by 120 degrees. Gate signals X1, Y1, X2, Y2, X3, and Y3 are generated by
control device 5. - For example, when IGBTs Q11 and Q15 turn on, DC positive bus Lp is connected to
output node 3 a through IGBT Q11,output node 3 b is connected to DC negative bus Ln through IGBT Q15, and a positive voltage is output betweenoutput nodes - When IGBTs Q12 and Q14 turn on, DC positive bus Lp is connected to
output node 3 b through IGBT Q12,output node 3 a is connected to DC negative bus Ln through IGBT Q14, and a negative voltage is output betweenoutput nodes - Each of IGBTs Q11 to Q16 is turned on and off at a predetermined timing by gate signals X1, Y1, X2, Y2, X3, and Y3, and the ON time of each of IGBTs Q11 to Q16 is adjusted, whereby DC voltage VDC between buses Lp and Ln can be converted to three phase AC voltages Va, Vb, and Vc.
-
FIG. 3 is an equivalent circuit diagram showing a configuration of commercialAC power supply 6. InFIG. 3 , commercialAC power supply 6 includes three phaseAC power supplies neutral point terminal 6 d.AC power supply 6U is connected betweenAC output terminal 6 a andneutral point terminal 6 d and outputs AC voltage Vu1 toAC output terminal 6 a.AC power supply 6V is connected betweenAC output terminal 6 b andneutral point terminal 6 d and outputs AC voltage Vv1 toAC output terminal 6 b.AC power supply 6W is connected betweenAC output terminal 6 c andneutral point terminal 6 d and outputs AC voltage Vw1 toAC output terminal 6 c. - Each of AC voltages Vu1, Vv1, and Vw1 changes sinusoidally at a commercial frequency (for example, 60 Hz). The peak values √2 times the effective value) of AC voltages Vu1, Vv1, and Vw1 are the same, and the phases thereof are shifted from each other by 120 degrees.
AC power supplies AC power supply 6. -
FIG. 4 is an equivalent circuit diagram showing a configuration of bypassAC power supply 7. InFIG. 4 , bypassAC power supply 7 includes three phaseAC power supplies neutral point terminal 7 d.AC power supply 7U is connected betweenAC output terminal 7 a andneutral point terminal 7 d and outputs AC voltage Vu2 toAC output terminal 7 a.AC power supply 7V is connected betweenAC output terminal 7 b andneutral point terminal 7 d and outputs AC voltage Vv2 toAC output terminal 7 b.AC power supply 7W is connected betweenAC output terminal 7 c andneutral point terminal 7 d and outputs AC voltage Vw2 toAC output terminal 7 c. - Each of AC voltages Vu2, Vv2, and Vw2 changes sinusoidally at a commercial frequency. The peak values of AC voltages Vu2, Vv2, and Vw2 are the same, and the phases thereof are shifted from each other by 120 degrees.
AC power supplies - In the inverter power feed mode and the bypass power feed mode, the phases (and peak values) of AC voltages Vu2, Vv2, and Vw2 of bypass
AC power supply 7 match the phases (and peak values) of AC voltages Vu1, Vv1, and Vw1 of commercialAC power supply 6. In this state, no circulating current flows through the uninterruptible power supply apparatus. - However, in the lap power feed mode, when switches S1 to S3 or switches S4 to S6 are turned on, load current of bypass
AC power supply 7 significantly fluctuates, and the phases and peak values of AC voltages Vu2, Vv2, and Vw2 fluctuate. AC voltages Vu2, Vv2, and Vw2 then do not match AC voltages Vu1, Vv1, and Vw1, respectively. -
FIGS. 5(A) to 5(C) are diagrams showing the relation between AC voltages Vu1, Vv1, and Vw1 of commercialAC power supply 6 and AC voltages Vu2, Vv2, and Vw2 of bypassAC power supply 7. Each of AC voltages Vu1, Vv1, Vw1, Vu2, Vv2, and Vw2 is illustrated by a vector. AC voltages Vu1, Vv1, and Vw1 are out of phase by 120 degrees, and AC voltages Vu2, Vv2, and Vw2 are out of phase by 120 degrees.FIG. 5(A) shows a case where the phases of AC voltages Vu2, Vv2, and Vw2 match the phases of AC voltages Vu1, Vv1, and Vw1, respectively. -
FIG. 5(B) shows a case where the phases of AC voltages Vu2, Vv2, and Vw2 lag behind the phases of AC voltages Vu1, Vv1, and Vw1, respectively, by 60 degrees. For example, AC voltage Vu1 and AC voltage Vw2 are out of phase by 180 degrees. When AC voltage Vu1 is a positive peak value and AC voltage Vw2 is a negative peak value, voltage ΔV12=Vu1-Vw2 that is the difference between AC voltage Vu1 and AC voltage Vw2 is the sum of peak values of AC voltages Vu1 and Vw2. Conversely, when AC voltage Vu1 is a negative peak value and AC voltage Vw2 is a positive peak value, voltage ΔV21=Vw2-Vu1 that is the difference between AC voltage Vw2 and AC voltage Vu1 is the sum of peak values of AC voltages Vu1 and Vw2. -
FIG. 5(C) shows a case where the phases of AC voltages Vu2, Vv2, and Vw2 are ahead of the phases of AC voltages Vu1, Vv1, and Vv1, respectively, by 60 degrees. For example, AC voltage Vu1 and AC voltage Vv2 are out of phase by 180 degrees. When AC voltage Vu1 is a positive peak value and AC voltage Vv2 is a negative peak value, voltage ΔV12=Vu1-Vv2 that is the difference between AC voltage Vu1 and AC voltage Vv2 is the sum of peak values of AC voltages Vu1 and Vv2. Conversely, when AC voltage Vu1 is a negative peak value and AC voltage Vv2 is a positive peak value, voltage ΔV21=Vv2-Vu1 that is the difference between AC voltage Vv2 and AC voltage Vu1 is the sum of peak values of AC voltages Vu1 and Vv2. - If in the lap power feed mode, terminal-to-terminal voltage VDC of capacitor Cd is smaller than the sum of peak values of AC voltages Vu1, Vv1, Vw1 and peak values of AC voltages Vu2, Vv2, Vw2, the following problem arises. For example, as shown in
FIG. 5(B) , when AC voltages Vu1 and Vw2 are out of phase 180 degrees and voltage ΔV12=Vu1-Vw2 that is the difference between AC voltages Vu1 and Vw2 is the sum of peak values of AC voltages Vu1 and Vw2, circulating current IC flows through the path shown inFIG. 6 . - That is, circulating current IC flows through a path from one terminal (
output terminal 6 a) ofAC power supply 6U to the other terminal ofAC power supply 6U throughinput node 1 aofconverter 1, diode D1 (FIG. 2 ), DC positive bus Lp, capacitor Cd, DC negative bus Ln, diode D16 (FIG. 2 ),output node 3 c ofinverter 3,AC power supply 7W,neutral point terminal 7 d, the line of ground voltage GND, andneutral point terminal 6 d. InFIG. 6 , for the sake of simplicity of the drawing and the description, filters F1, F2, switches S1 to S6 turned on, and the like are not illustrated. - Conversely, when voltage ΔV21=Vw2-Vu1 that is the difference between AC voltages Vw2 and Vu1 is the sum of peak values of AC voltages Vu1 and Vw2, circulating current IC flows through the path shown in
FIG. 7 . That is, circulating current IC flows through a path from one terminal (output terminal 7 a) ofAC power supply 7U to the other terminal ofAC power supply 7U throughoutput node 3 c ofinverter 3, diode D13 (FIG. 2 ), DC positive bus Lp, capacitor Cd, DC negative bus Ln, diode D4 (FIG. 2 ), input node la ofconverter 1,AC power supply 6U,neutral point terminal 6 d, the line of ground voltage GND, andneutral point terminal 7 d. - When circulating current IC flows, circulating current IC charges capacitor Cd, terminal-to-terminal voltage VDC of capacitor Cd may exceed upper limit value VDCH, and
control device 5 may determine that abnormality has occurred, so that the operation of the uninterruptible power supply apparatus may be stopped and the operation ofload 8 may be stopped. The detected values of current detectors CT1 to CT6 may exceed upper limit value IH, and thecontrol device 5 may determine that abnormality has occurred, so that the operation of the uninterruptible power supply apparatus may be stopped and the operation ofload 8 may be stopped. - Then, in the present embodiment, in the lap power feed mode, terminal-to-terminal voltage VDC of capacitor Cd is set to reference voltage VDCr2 equal to or higher than a voltage of the sum of the peak values of AC voltages Vu1, Vv1, Vw1 and the peak values of AC voltages Vu2, Vv2, Vw2 to prevent circulating current IC from flowing through the uninterruptible power supply apparatus.
- In the present embodiment, in the inverter power feed mode and the bypass power feed mode, terminal-to-terminal voltage VDC of capacitor Cd is set to reference voltage VDCr1 lower than a voltage of the sum of peak values of AC voltage Vu1, Vv1, Vw1 and peak values of AC voltage Vu2, Vv2, Vw2 to reduce power consumption and improve the efficiency.
- When bypass
AC power supply 7 is stable, AC output voltages Vu2, Vv2, and Vw2 of bypassAC power supply 7 match AC output voltages Vu1, Vv1, and Vw1 of commercialAC power supply 6, and therefore the voltage of the sum of peak values of AC voltages Vu1, Vv1, and Vw1 and peak values of AC voltages Vu2, Vv2, and Vw2 is equal to the voltage twice the peak values of AC voltages Vu1, Vv1, and Vwl. The peak values of AC voltages Vu1, Vv1, and Vw1 are the same value. - For example, the effective value of AC voltage Vu1 is 277 V and the peak value thereof is 392 V. The voltage twice the peak value of AC voltage Vu1 is 784 V. Reference voltage VDCr1 is set to 750 V lower than 784 V. Reference voltage VDCr2 is set to 920 V higher than 784 V. Reference voltage VDCr2 is set to a value lower than upper limit value VDCH (for example, 1000 V) of terminal-to-terminal voltage VDC of capacitor Cd.
- As a result, in the lap power feed mode, for example, even when AC voltage Vu1 becomes a positive peak value (+392 V) and AC voltage Vw2 becomes a negative peak value (−392 V), diodes D1 and D16 (
FIG. 2 ) do not turn on and circulating current IC does not flow, because terminal-to-terminal voltage VDC=VDCr2 (920 V) of capacitor Cd is higher than the sum voltage (784 V) of the peak values of AC voltages Vu1 and Vw2. - Conversely, even when AC voltage Vu1 becomes a negative peak value (−392 V) and AC voltage Vw2 becomes a positive peak value (+392 V), diodes D13 and D4 (
FIG. 2 ) do not turn on and circulating current IC does not flow, because terminal-to-terminal voltage VDC=VDCr2 (920 V) of capacitor Cd is higher than the voltage (784 V) of the sum of peak values of AC voltages Vu1 and Vw2. As circulating current IC does not flow, overcurrent or overvoltage of capacitor Cd is not detected, the operation of the uninterruptible power supply apparatus is not stopped, and the operation ofload 8 is not stopped. - A method of controlling
converter 1 and switches S1 to S6 will now be described.FIG. 8 is a block diagram showing a configuration of a part ofcontrol device 5 that is related to control ofconverter 1 and switches S1 to S6. InFIG. 8 ,control device 5 includes asignal generating circuit 11, atimer 12,control units voltage generating circuit 14. - Operation unit 4 (
FIG. 1 ) brings mode select signal MS to “L” level when the user of the uninterruptible power supply apparatus selects the inverter power feed mode, and brings mode select signal MS to “H” level when the user selects the bypass power feed mode. Signal generatingcircuit 11 raises switch command signal PC to “H” level for a predetermined period of time, in response to each of the rising edge and the falling edge of mode select signal MS from operation unit 4. -
Timer 12 successively measures first time T1, second time T2, and third time T3, in response to the rising edge of switch command signal PC.Timer 12 brings switch signal ϕC to “H” level that is the active level from the rising edge of switch command signal PC to third time T3. Further,timer 12 brings overlap command signal ϕOL to “H” level that is the active level from first time T1 to second time T2. -
Control unit 13 controls switches S1 to S6 in accordance with mode select signal MS and overlap command signal ϕOL. When both of mode select signal MS and overlap command signal ϕOL are “L” level,control unit 13 turns on switches S1 to S3 and turns off switches S4 to S6.Control unit 13 corresponds to an embodiment of “first control unit”. - When overlap command signal ϕOL is “H” level,
control unit 13 turns on all of switches S1 to S6. When mode select signal MS is “H” level and overlap command signal ϕOL is “L” level,control unit 13 turns on switches S4 to S6 and turns off switches S1 to S3. - Reference
voltage generating circuit 14 outputs reference voltage VDCr based on switch signal ϕC fromtimer 12. When switch signal ϕC is L level that is the inactive level, reference voltage VDCr is brought to reference voltage VDCr1. When switch signal ϕC is H level that is the active level, reference voltage VDCr is brought to reference voltage VDCr2. -
Control unit 15 operates based on AC input voltages Vu1, Vv1, Vw1, three phase input currents I1 to I3, DC voltage VDC, and output voltage VDCr1 (or VDCr2) of referencevoltage generating circuit 14 andcontrols converter 1 such that terminal-to-terminal voltage VDC of capacitor Cd matches output voltage VDCr1 (or VDCr2) of referencevoltage generating circuit 14.Control unit 15 corresponds to an embodiment of “second control unit”. -
FIG. 9 is a circuit block diagram showing a configuration ofcontrol unit 15. InFIG. 9 ,control unit 15 includesvoltage detectors voltage control circuit 23, a sinewave generating circuit 24,multipliers 25A to 25C, acurrent control circuit 27,adders 29A to 29C, aPWM circuit 30, and agate circuit 31. -
Voltage detector 21 detects terminal-to-terminal voltage VDC of capacitor Cd and outputs a signal indicating the detected value.Subtracter 15 subtracts terminal-to-terminal voltage VDC of capacitor Cd from reference voltage VDCr to obtain deviation ΔVDC=VDCr-VDC between reference voltage VDCr1 and DC voltage VDC. - DC
voltage control circuit 23 calculates current command value Ic for controlling AC input currents I1 to I3 ofconverter 1 such that deviation AVDC=VDCr-VDC becomes zero. DCvoltage control circuit 23 calculates current command value Ic, for example, by performing proportional operation or proportional integral operation of deviation ΔVDC. - Sine
wave generating circuit 24 generates a three-phase sine wave signal having the same phase as three phase AC voltages Vu1, Vv1, and Vw1 from commercialAC power supply 6.Multipliers 25A to 25C multiply the three phase sine wave signals by current command value Ic to generate three phase current command values I1 c to I3 c, respectively. -
Subtracter 26A calculates deviation ΔI1=I1 c-I1 between current command value I1 c and AC current I1 detected by current detector CT1.Subtracter 26B calculates deviation ΔI2=I2 c-I2 between current command value I2 c and AC current I2 detected by current detector CT2.Subtracter 26C calculates deviation ΔI3=I3 c-I3 between current command value I3 c and AC current I3 detected by current detector CT3. -
Current control circuit 27 generates voltage command values V1 a, V2 a, and V3 a such that each of deviations ΔI1, ΔI2, and ΔI3 becomes zero.Current control circuit 27 generates voltage command values V1 a, V2 a, and V3 a, for example, by performing proportional control or proportional integral control of deviations ΔI1, ΔI2, and ΔI3.Voltage detector 28 detects instantaneous values of three phase AC voltages Vu1, Vv1, and Vw1 from commercialAC power supply 6 and outputs signals indicating their detected values. -
Adder 29A adds voltage command value V1 a to AC voltage Vu1 detected byvoltage detector 28 to generate voltage command value V1 c.Adder 29B adds voltage command value V2 a to AC voltage Vv1 detected byvoltage detector 28 to generate voltage command value V2 c.Adder 29C adds voltage command value V3 a to AC voltage Vw1 detected byvoltage detector 28 to generate voltage command value V3 c. -
PWM circuit 30 generates PWM control signals ϕ1 to ϕ3 for controllingconverter 1, based on voltage command values V1 c to V3 c.Gate circuit 31 generates gate signals A1, B1, A2, B2, A2, and B2 (FIG. 2 ) based on PWM control signals ϕ1 to ϕ3. -
FIGS. 10(A) to 10(H) are time charts showing the operation ofcontrol device 5 shown inFIG. 8 .FIG. 10(A) shows the waveform of mode select signal MS,FIG. 10(B) shows the waveform of switch command signal PC,FIG. 10(C) shows the waveform of switch signal ϕC, andFIG. 10(D) shows the waveform of overlap command signal ϕOL. -
FIG. 10(E) shows reference voltage VDCr,FIG. 10(F) shows terminal-to-terminal voltage VDC of capacitor Cd,FIG. 10(G) shows the state of switches S1 to S3, andFIG. 10(H) shows the state of switches S4 to S6.FIGS. 10(A) to 10(H) show the operation in a case where the inverter power feed mode is switched to the bypass power feed mode. - At time t0, the inverter power feed mode is executed, and all of mode select signal MS, switch command signal PC, switch signal ϕC, and overlap command signal ϕOL are brought to “L” level. Reference voltage VDCr is brought to reference voltage VDCr1, terminal-to-terminal voltage VDC of capacitor Cd is brought to reference voltage VDCr1, switches S1 to S3 are turned on, and switches S4 to S6 are turned off.
- When the bypass power feed mode is selected using operation unit 4 at a certain time t1, mode select signal MS is raised from “L” level to “H” level, and switch command signal PC is raised to “H” level by
signal generating circuit 11 for a predetermined period of time. In response to the rising edge of switch command signal PC,timer 12 successively measures first time T1, second time T2, and third time T3 and generates switch signal 4)C and overlap command signal ϕOL based on the time measurement result. - Switch signal ϕC is brought to “H” level from the rising edge of switch command signal PC (time t1) to third time T3 (time t4). Overlap command signal ϕOL is brought to “H” level from first time T1 (time t2) to second time T2 (time t3).
- When switch signal ϕC is raised from “L” level to “H” level (time t1), reference voltage VDCr is raised from reference voltage VDCr1 to reference voltage VDCr2, and
converter 1 is controlled bycontrol unit 15 such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr2. - In a period in which terminal-to-terminal voltage VDC of capacitor Cd is reference voltage VDCr2, lap command signal ϕOL is brought to “H” level, and the lap power feed mode is executed. When lap command signal ϕOL is raised to “H” level (time t2), switches S4 to S6 are turned on. At this point of time, since terminal-to-terminal voltage VDC of capacitor Cd is raised to reference voltage VDCr2, circulating current IC (
FIG. 6 ,FIG. 7 ) does not flow. When lap command signal ϕOL is raised to “L” level (time t3), switches S1 to S3 are turned off, and the lap power feed mode ends. - When switch signal ϕC is lowered to “L” level (time t4), reference voltage VDCr is lowered to reference voltage VDCr1, and capacitor Cd is discharged. When terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr1, the switching from the inverter power feed mode to the bypass power feed mode is completed.
-
FIGS. 11(A) to 11(H) are other time charts showing the operation ofcontrol device 5 shown inFIG. 8 , in comparison withFIGS. 10(A) to 10(H) .FIG. 11(A) to 11(H) show the operation in a case where the bypass power feed mode is switched to the inverter power feed mode. - At time t0, the bypass power feed mode is executed, mode select signal MS is brought to “H” level, and all of switch command signal PC, switch signal ϕC, and overlap command signal ϕOL are brought to “L” level. Reference voltage VDCr is brought to reference voltage VDCr1, terminal-to-terminal voltage VDC of capacitor Cd is brought to reference voltage VDCr1, switches S1 to S3 are turned off, and switches S4 to S6 are turned on.
- When the inverter power feed mode is selected using operation unit 4 at a certain time t1, mode select signal MS is lowered from “H” level to “L” level, and switch command signal PC is raised to “H” level by
signal generating circuit 11 for a predetermined period of time. In response to the rising edge of switch command signal PC,timer 12 successively measures first time T1, second time T2, and third time T3 and generates switch signal ϕC and overlap command signal ϕOL based on the time measurement result. - Switch signal ϕC is brought to “H” level from the rising edge of switch command signal PC (time t1) to third time T3 (time t4). Overlap command signal ϕOL is set to “H” level from first time T1 (time t2) to second time T2 (time t3).
- When switch signal ϕC is raised from “L” level to “H” level (time t1), reference voltage VDCr is raised from reference voltage VDCr1 to reference voltage VDCr2, and
converter 1 is controlled bycontrol unit 15 such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr2. - In a period in which terminal-to-terminal voltage VDC of capacitor Cd is reference voltage VDCr2, lap command signal ϕOL is brought to “H” level, and the lap power feed mode is executed. When lap command signal ϕOL is raised to “H” level (time t2), switches S1 to S3 are turned on. At this point of time, since terminal-to-terminal voltage VDC of capacitor Cd is raised to reference voltage VDCr2, circulating current IC (
FIG. 6 ,FIG. 7 ) does not flow. When lap command signal ϕOL is raised to “L” level (time t3), switches S4 to S6 are turned off, and the lap power feed mode ends. - When switch signal ϕC is lowered to “L” level (time t4), reference voltage VDCr is lowered to reference voltage VDCr1, and capacitor Cd is discharged. When terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr1, the switching from the bypass power feed mode to the inverter power feed mode is completed.
- As described above, in the present embodiment, in the switching period in which the inverter power feed mode and the bypass power feed mode are switched,
converter 1 is controlled such that terminal-to-terminal voltage VDC of capacitor Cd becomes reference voltage VDCr2 higher than reference voltage VDCr1 to prevent circulating current IC from flowing through a path including capacitor Cd. Therefore, even when both ofneutral point terminal 6 d of commercialAC power supply 6 andneutral point terminal 7 d of bypassAC power supply 7 are grounded, flowing of circulating current IC can be prevented. - The embodiments disclosed here should be understood as being illustrative in all respects and should not be construed as being limiting. The present invention is shown not in the foregoing description but in the claims, and it is intended that all modifications that come within the meaning and range of equivalence to the claims are embraced here.
- C1 to C6, Cd capacitor, L1 to L6 reactor, CT1 to CT6 current detector, 1 converter, Lp DC positive bus, Ln DC negative bus, 2 bidirectional chopper, 3 inverter, S1 to S6 switch, 4 operation unit, 5 control device, 6 commercial AC power supply, 6 d, 7 d neutral point terminal, 6U, 6V, 6W, 7U, 7V, 7W AC power supply, 7 bypass AC power supply, 8 load, Q1 to Q6, Q11 to Q16 IGBT, D1 to D6, D11 to D16 diode, 11 signal generating circuit, 12 timer, 13, 15 control unit, 14 reference voltage generating circuit, 21, 28 voltage detector, 22, 26A to 26C subtracter, 23 DC voltage control circuit, 24 sine wave generating circuit, 25A to 25C multiplier, 27 current control circuit, 29A to 29C adder, 30 PWM circuit, 31 gate circuit.
Claims (6)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2018/043195 WO2020105172A1 (en) | 2018-11-22 | 2018-11-22 | Uninterruptible power supply device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20210126485A1 true US20210126485A1 (en) | 2021-04-29 |
US11196290B2 US11196290B2 (en) | 2021-12-07 |
Family
ID=66934353
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/051,026 Active US11196290B2 (en) | 2018-11-22 | 2018-11-22 | Uninterruptible power supply apparatus |
Country Status (5)
Country | Link |
---|---|
US (1) | US11196290B2 (en) |
JP (1) | JP6533357B1 (en) |
KR (1) | KR102531827B1 (en) |
CN (1) | CN112352366A (en) |
WO (1) | WO2020105172A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11936237B2 (en) | 2020-09-17 | 2024-03-19 | Toshiba Mitsubishi-Electric Industrial Systems Corporation | Uninterruptible power supply apparatus |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112970168B (en) * | 2019-06-25 | 2024-04-26 | 东芝三菱电机产业***株式会社 | Uninterruptible power supply device |
CN115769460A (en) | 2021-01-29 | 2023-03-07 | 东芝三菱电机产业***株式会社 | Uninterruptible power supply device |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4309751A (en) * | 1978-12-25 | 1982-01-05 | Tokyo Shibaura Denki Kabushiki Kaisha | Method and apparatus for controlling current type inverters |
JPS6450725A (en) * | 1987-08-19 | 1989-02-27 | Hitachi Ltd | Changeover circuit for bypass |
JP3523017B2 (en) * | 1997-06-12 | 2004-04-26 | 三菱電機株式会社 | Power supply |
DE19746546C1 (en) * | 1997-10-22 | 1999-03-04 | Telefunken Microelectron | Method of short-term maintenance of output voltage when input voltage fails using autonomy capacitor |
KR100439414B1 (en) * | 2002-06-28 | 2004-07-09 | 정환명 | DC/DC converter of Insulation type and Uninterruptible power supply used the same apparatus |
US7456520B2 (en) | 2005-03-31 | 2008-11-25 | General Electric Company | Control system, method and product for uninterruptible power supply |
JP5223711B2 (en) | 2009-02-10 | 2013-06-26 | 富士電機株式会社 | Uninterruptible power system |
DE102009044593B4 (en) * | 2009-11-19 | 2018-07-12 | Vossloh-Schwabe Deutschland Gmbh | Operating control device for operating a light source |
JP5131403B1 (en) * | 2012-04-26 | 2013-01-30 | 富士電機株式会社 | Uninterruptible power supply system |
JP6071859B2 (en) | 2013-12-09 | 2017-02-01 | 東芝三菱電機産業システム株式会社 | Power converter |
CN106471704B (en) | 2014-06-26 | 2019-10-01 | 东芝三菱电机产业***株式会社 | Uninterrupted power supply |
JP6003970B2 (en) * | 2014-12-02 | 2016-10-05 | 富士電機株式会社 | Uninterruptible power supply controller |
CN104539164B (en) * | 2014-12-31 | 2017-09-26 | 北京理工大学 | The not wide PWM of the two-way DC DC converters of current mode adds two-track phase control method |
CN104578802B (en) * | 2015-01-20 | 2017-06-16 | 北京理工大学 | A kind of optimal current waveform control method of the two-way DC DC converters of current mode |
KR101989758B1 (en) * | 2015-06-19 | 2019-06-14 | 도시바 미쓰비시덴키 산교시스템 가부시키가이샤 | Uninterruptible power supply |
US10615636B2 (en) * | 2015-07-24 | 2020-04-07 | Toshiba Mitsubishi-Electric Industrial Systems Corporation | Uninterruptible power supply |
JP6897058B2 (en) * | 2016-10-24 | 2021-06-30 | 富士電機株式会社 | Uninterruptible power system |
JP2018137849A (en) * | 2017-02-20 | 2018-08-30 | 株式会社ジェットシステム | Control device for power supply, and power supply |
CN208127919U (en) * | 2018-03-30 | 2018-11-20 | 北京国能电池科技股份有限公司 | The equalizing equipment of new-energy automobile and its battery |
CN108540001A (en) * | 2018-04-12 | 2018-09-14 | 浙江大学 | A kind of three-phase voltage source type rectifier direct Power Control method based on two-phase stationary coordinate system |
-
2018
- 2018-11-22 CN CN201880094584.XA patent/CN112352366A/en active Pending
- 2018-11-22 JP JP2019519437A patent/JP6533357B1/en active Active
- 2018-11-22 KR KR1020207036464A patent/KR102531827B1/en active IP Right Grant
- 2018-11-22 WO PCT/JP2018/043195 patent/WO2020105172A1/en active Application Filing
- 2018-11-22 US US17/051,026 patent/US11196290B2/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11936237B2 (en) | 2020-09-17 | 2024-03-19 | Toshiba Mitsubishi-Electric Industrial Systems Corporation | Uninterruptible power supply apparatus |
Also Published As
Publication number | Publication date |
---|---|
JPWO2020105172A1 (en) | 2021-02-15 |
US11196290B2 (en) | 2021-12-07 |
CN112352366A (en) | 2021-02-09 |
JP6533357B1 (en) | 2019-06-19 |
KR102531827B1 (en) | 2023-05-11 |
KR20210009379A (en) | 2021-01-26 |
WO2020105172A1 (en) | 2020-05-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107155383B (en) | Uninterruptible power supply device | |
CN107408835B (en) | Uninterruptible power supply device and uninterruptible power supply system using same | |
US11394295B2 (en) | Power supply apparatus | |
JP6571903B1 (en) | Uninterruptible power system | |
US11411427B2 (en) | Uninterruptible power supply apparatus | |
US11196290B2 (en) | Uninterruptible power supply apparatus | |
JP6706390B2 (en) | Power converter | |
US11336114B2 (en) | Uninterruptible power supply apparatus | |
WO2012108267A1 (en) | Power conversion apparatus and method of controlling thereof | |
JP4712148B2 (en) | Power converter | |
US11936237B2 (en) | Uninterruptible power supply apparatus | |
US11336200B2 (en) | Power conversion apparatus | |
US20240120769A1 (en) | Uninterruptible power supply apparatus | |
JP2009089555A (en) | Ac-dc converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TOSHIBA MITSUBISHI-ELECTRIC INDUSTRIAL SYSTEMS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ABE, SHOICHI;REEL/FRAME:054183/0123 Effective date: 20200710 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: AWAITING TC RESP., ISSUE FEE NOT PAID |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: TMEIC CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:TOSHIBA MITSUBISHI-ELECTRIC INDUSTRIAL SYSTEMS CORPORATION;REEL/FRAME:067244/0359 Effective date: 20240401 |