US20200335429A1 - Flexible printed circuit board and method of manufacturing flexible printed circuit board - Google Patents

Flexible printed circuit board and method of manufacturing flexible printed circuit board Download PDF

Info

Publication number
US20200335429A1
US20200335429A1 US16/763,338 US201816763338A US2020335429A1 US 20200335429 A1 US20200335429 A1 US 20200335429A1 US 201816763338 A US201816763338 A US 201816763338A US 2020335429 A1 US2020335429 A1 US 2020335429A1
Authority
US
United States
Prior art keywords
conductive pattern
circuit board
printed circuit
flexible printed
tin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US16/763,338
Inventor
Junichi OKAUE
Hisao Okada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Electric Printed Circuits Inc
Original Assignee
Sumitomo Electric Printed Circuits Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Electric Printed Circuits Inc filed Critical Sumitomo Electric Printed Circuits Inc
Assigned to SUMITOMO ELECTRIC PRINTED CIRCUITS, INC. reassignment SUMITOMO ELECTRIC PRINTED CIRCUITS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: OKADA, HISAO, OKAUE, JUNICHI
Publication of US20200335429A1 publication Critical patent/US20200335429A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/4985—Flexible insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5386—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5387—Flexible insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/07—Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L24/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/147—Structural association of two or more printed circuits at least one of the printed circuits being bent or folded, e.g. by using a flexible printed circuit
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/189—Printed circuits structurally associated with non-printed electric components characterised by the use of a flexible or folded printed circuit
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486—Via connections through the substrate with or without pins
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L2224/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
    • H01L2224/081—Disposition
    • H01L2224/0812—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/08151—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/08221—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/08225—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L2224/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
    • H01L2224/085—Material
    • H01L2224/08501—Material at the bonding interface
    • H01L2224/08502—Material at the bonding interface comprising an eutectic alloy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/802—Applying energy for connecting
    • H01L2224/80201—Compression bonding
    • H01L2224/80203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/808—Bonding techniques
    • H01L2224/80801—Soldering or alloying
    • H01L2224/80805—Soldering or alloying involving forming a eutectic alloy at the bonding interface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/145—Organic substrates, e.g. plastic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15172—Fan-out arrangement of the internal vias
    • H01L2924/15173—Fan-out arrangement of the internal vias in a single layer of the multilayer substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/118—Printed elements for providing electric connections to or between printed circuits specially for flexible printed circuits, e.g. using folded portions
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10681—Tape Carrier Package [TCP]; Flexible sheet connector

Definitions

  • the present disclosure relates to a flexible printed circuit board and a method of manufacturing a flexible printed circuit board.
  • the display panel and a printed circuit board are connected by means of a COF (Chip on Film) with a mounted IC chip that drives the display panel (see Japanese Laid-open Patent Publication No. 2016-20779).
  • COF Chip on Film
  • a configuration may be employed in which the surface of a wiring pattern is coated with tin and an IC chip is connected to the wiring pattern by a brazing material generated by a eutectic reaction of the tin with a gold layer on the outer terminal surface of the IC chip.
  • a connection method by such a eutectic reaction is called eutectic bonding and can be performed by thermal compression bonding at a relatively low temperature.
  • a flexible printed circuit board includes: an insulating base film; a first conductive pattern that is layered on the base film and that is coated with gold, nickel, or an anti-rust material; and a second conductive pattern that is layered on the base film and that is coated with tin or solder.
  • FIG. 1 is a schematic plan view of a flexible printed circuit board according to one embodiment of the present disclosure
  • FIG. 2 is a schematic cross-sectional view of the flexible printed circuit board of FIG. 1 ;
  • FIG. 3 is a schematic plan view of a tin coating layer
  • FIG. 4 is a schematic cross-sectional view of the tin coating layer
  • FIG. 6 is a schematic plan view of a flexible printed circuit board according to an embodiment different from that of FIG. 1 of the present disclosure.
  • FIG. 7 is a schematic cross-sectional view of the flexible printed circuit board of FIG. 6 .
  • a COF for a display panel because an IC chip for driving the display panel is mounted on a surface that is the same as the surface where terminals connected to the display panel and terminals connected to a printed circuit board are disposed, the arrangement in an electronic device is limited. Also, the COF is weak in bending in comparison to a general flexible printed circuit board, and disconnection easily occurs.
  • the present disclosure has an object to provide a flexible printed circuit board and a method of manufacturing a flexible printed circuit board that enable to mount an IC chip and that can be directly connected to terminals of another device, a circuit, or the like.
  • a flexible printed circuit board includes: an insulating base film; a first conductive pattern that is layered on the base film and that is coated with gold, nickel, or an anti-rust material; and a second conductive pattern that is layered on the base film and that is coated with tin or solder.
  • the flexible printed circuit board because the first conductive pattern is coated with gold, nickel, or an anti-rust material, the conductive connectivity of the first conductive pattern to other circuits does not easily decrease. Therefore, the flexible printed circuit board can be securely connected to terminals of another device or a circuit board. Also, in the flexible printed circuit board, because the second conductive pattern is coated with tin or solder, an IC chip can be easily and securely mounted on the second conductive pattern by a eutectic reaction.
  • the second conductive pattern may include lands for IC chip mounting. In this way, by the second conductive pattern including lands for IC chip mounting, an IC chip can be more easily and securely mounted on the second conductive pattern by a eutectic reaction.
  • the first conductive pattern may include a narrow pitch connection portion where a plurality of terminals are arranged and formed with an average width of 15 ⁇ m or less and at an average interval of 15 ⁇ m or less. In this way, the first conductive pattern including the narrow pitch connection portion enables direct connection with terminals with a relatively small wire pitch.
  • the first conductive pattern may include a wide pitch connection portion where a plurality of terminals are arranged and formed with an average width of 20 ⁇ m or more and at an average interval of 20 ⁇ m or more. In this way, by the first conductive pattern including the wide pitch connection portion, the flexible printed circuit board can be used to connect a display panel or the like to another printed circuit board or the like.
  • the second conductive pattern may be coated with tin
  • a layer coated with tin may include, on its outer surface, one or more first areas formed by an alloy of a metal and tin forming the second conductive pattern and one or more second areas formed by unalloyed tin, and a total occupying area percentage of the one or more first areas in the outer surface of the layer coated with tin may be greater than or equal to 2% and less than or equal to 90%.
  • the total occupying area percentage of the one or more first areas in the outer surface of the layer coated with tin being greater than or equal to 2% and less than or equal to 90%, the amount of brazing material formed by a eutectic reaction at the time of bonding with terminals of an IC chip can be made appropriate, a short circuit between adjacent circuits of the second conductive pattern can be prevented, and the bonding with the terminals of the IC chip can be more secured.
  • an average thickness of the second areas may be greater than or equal to 0.05 ⁇ m and less than or equal to 0.4 ⁇ m.
  • the average thickness of the second areas being greater than or equal to 0.05 ⁇ m and less than or equal to 0.4 ⁇ m, the amount of brazing material formed by a eutectic reaction at the time of bonding with terminals of an IC chip can be made appropriate, a short circuit between adjacent circuits of the second conductive pattern can be prevented, and the bonding with the terminals of the IC chip can be more secured.
  • a method of manufacturing a flexible printed circuit board includes: a step of forming a conductive pattern on an insulating base film; a step of coating a portion of the conductive pattern with gold, nickel, or an anti-rust material; and after the step of coating, a step of coating another portion of the conductive pattern with tin or solder.
  • the method of manufacturing a flexible printed circuit board performs coating with tin or solder after coating with gold, nickel, or an anti-rust material, a coating layer of gold, nickel, or an anti-rust material and a coating layer of tin or solder can be appropriately formed. Therefore, according to the method of manufacturing a flexible printed circuit board, it is possible to obtain a printed circuit board that enables to mount an IC chip and that can be directly connected to terminals of another device, a circuit, or the like.
  • coating with the gold or nickel may be performed by electroless plating, and coating with the tin or solder may be performed by electroless plating.
  • the portion of the conductive pattern that is coated with tin or solder may include lands for IC chip mounting, and the method may further include a step of eutectic bonding terminals of an IC chip to the lands for IC chip mounting.
  • the portion of the conductive pattern that is coated with tin or solder including the lands for IC chip mounting and by including the step of eutectic bonding the terminals of the IC chip to the lands for IC chip mounting it is possible to obtain a flexible printed circuit board that enables to mount the IC chip more reliably by eutectic bonding.
  • eutectic bonding by thermal compression bonding at a temperature of 250° C. or more and 500° C. or less and at a pressure of 2 MPaG or more and 50 MPaG or less, eutectic bonding may be performed.
  • eutectic bonding by thermal compression bonding at a temperature of 250° C. or more and 500° C. or less and at a pressure of 2 MPaG or more and 50 MPaG or less, deterioration of the flexible printed circuit board can be prevented and the bonding strength of terminals of an IC chip to lands for IC chip mounting can be further enhanced.
  • anti-rust material is a concept that includes an organic material that forms a coating on the surface of the material that forms the first conductive pattern, and includes a material that is chemically bonded with the material that forms the first conductive pattern to form a passivation (including one being bonded).
  • FIG. 1 and FIG. 2 illustrate a flexible printed circuit board 1 according to one embodiment of the present disclosure.
  • the flexible printed circuit board 1 further includes an insulating base film 2 , a front surface conductive pattern 3 that is layered on the front surface side of the base film 2 , a back surface conductive pattern 4 that is layered on the back surface side of the base film 2 , a front surface protective layer 5 that partially covers the front surface conductive pattern 3 , and a back surface protective layer 6 that partially covers the back surface conductive pattern 4 .
  • the front surface conductive pattern 3 includes a front surface first conductive pattern 8 that is coated by a gold coating layer 7 and includes a second conductive pattern 10 that is coated by a tin coating layer 9 .
  • the front surface first conductive pattern 8 and the second conductive pattern 10 are present at portions that are exposed from the front surface protective layer 5 .
  • the gold coating layer 7 or the tin coating layer 9 is layered at the portion that is exposed from the front surface protective layer 5 .
  • the gold coating layer 7 and the tin coating layer 9 may not be layered.
  • the back surface conductive pattern 4 includes a back surface first conductive pattern 12 that is coated with the gold coating layer 11 , but not include a conductive pattern that is coated with tin.
  • the back surface first conductive pattern 12 is present at a portion that is exposed from the back surface protective layer 6 .
  • the front surface conductive pattern 3 and the back surface conductive pattern 4 are connected by through holes 13 that are formed to pass through the base film 2 .
  • an IC chip 14 is mounted on the front surface conductive pattern 3 of the flexible printed circuit board 1 .
  • the base film 2 is formed of a material having a synthetic resin as the main component and has flexibility.
  • the main component of the base film 2 include a soft material such as polyimide, liquid crystal polyester, polyethylene terephthalate, polyethylene naphthalate, and fluororesin. Among these, polyimide excellent in insulation properties, flexibility, heat resistance, and the like is preferable.
  • the base film 2 may be porous, and may contain a filler, an additive, or the like.
  • the lower limit of the average thickness of the base film 2 is not particularly limited but is preferably 5 ⁇ m and is more preferably 12 ⁇ m.
  • the upper limit of the average thickness of the base film 2 is preferably 2 mm, and is more preferably 1.6 mm. In a case in which the average thickness of the base film 2 is less than the lower limit, the strength of the base film 2 or the base material for a printed circuit board may be insufficient. On the contrary, in a case in which the average thickness of the base film 2 exceeds the upper limit, the flexibility of the flexible printed circuit board 1 may be insufficient.
  • the front surface conductive pattern 3 and the back surface conductive pattern 4 can be formed by patterning a layer of a layered conductor of the base film 2 .
  • Examples of the material of the conductor that forms the front surface conductive pattern 3 and the back surface conductive pattern 4 include metals such as copper, silver, platinum, and nickel. Among these, copper that is relatively low cost and excellent in conductivity is preferable as the material of the front surface conductive pattern 3 and the back surface conductive pattern 4 .
  • the front surface conductive pattern 3 and the back surface conductive pattern 4 are preferably formed with a substantially constant thickness.
  • the lower limit of the average thickness of the front surface conductive pattern 3 and the back surface conductive pattern 4 is preferably 2 ⁇ m, and is more preferably 5 pin.
  • the upper limit of the average thickness of the front surface conductive pattern 3 and the back surface conductive pattern 4 is preferably 50 ⁇ m, and is more preferably 40 ⁇ m. In a case in which the average thickness of the front surface conductive pattern 3 and the back surface conductive pattern 4 is less than the lower limit, disconnection of the front surface conductive pattern 3 and the back surface conductive pattern 4 may occur.
  • the average thickness of the front surface conductive pattern 3 and the back surface conductive pattern 4 exceeds the upper limit, the flexibility of the printed circuit board 1 may decrease unnecessarily.
  • the front surface first conductive pattern 8 includes a narrow pitch connection portion 15 in which a plurality of terminals are arranged at a constant pitch (center interval).
  • the narrow pitch connection portion 15 is connected to terminals of another device, such as a display panel.
  • Connection of the terminals to the narrow pitch connection portion 15 can be accomplished, for example, by using surface mounting technology of steps such as solder reflow, thermosetting of a conductive adhesive, and thermal compression bonding using an anisotropic conductive sheet.
  • the lower limit of the average width of the respective terminals of the narrow pitch connection portion 15 is preferably 3 ⁇ m and is more preferably 5 ⁇ m.
  • the upper limit of the average width of the respective terminals of the narrow pitch connection portion 15 is preferably 15 ⁇ m, and is more preferably 10 ⁇ m.
  • the electrical connection of the narrow pitch connection portion 15 to other terminals may be uncertain.
  • devices or circuits such as a display panel with which the flexible printed circuit board 1 can be connected may be limited.
  • the lower limit of the average interval of the terminals of the narrow pitch connection portion 15 is preferably 3 ⁇ m and is more preferably 5 ⁇ m.
  • the upper limit of the average interval of the terminals of the narrow pitch connection portion 15 is preferably 15 ⁇ m and is more preferably 10 ⁇ m. In a case in which the average interval of the terminals of the narrow pitch connection portion 15 is less than the above lower limit, short circuit may occur between the terminals of the narrow pitch connection portion 15 . Conversely, in a case in which the average interval of the terminals of the narrow pitch connections 15 exceeds the upper limit, devices with which the flexible printed circuit board 1 can be connected may be limited.
  • the back surface first conductive pattern 12 includes a wide pitch connection portion 16 in which a plurality of linear or rectangular shaped terminals are arranged at a constant pitch so as to be connected to terminals provided on another printed circuit board or the like.
  • connection of the terminals to the wide pitch connection portion 16 can be accomplished, for example, by using surface mounting technology of steps such as solder reflow, thermosetting of a conductive adhesive, and thermal compression bonding using an anisotropic conductive sheet.
  • the lower limit of the average width of the respective terminals of the wide pitch connection portion 16 is preferably 20 ⁇ m and is more preferably 25 ⁇ m.
  • the upper limit of the average width of the respective terminals of the wide pitch connection portion 16 is preferably 1.0 mm and is more preferably 0.4 mm. In a case in which the average width of the respective terminals of the wide pitch connection portion 16 is less than the lower limit, a circuit that is connected to the wide pitch connection portion 16 may be unnecessarily expensive. Conversely, in a case in which the average width of the respective terminals of the wide pitch connection portion 16 exceeds the upper limit, the flexible printed circuit board 1 or an electronic device using the flexible printed circuit board 1 may become unnecessarily large in size.
  • the lower limit of the average interval of the terminals of the wide pitch connection portion 16 is preferably 20 ⁇ m and is more preferably 25 ⁇ m.
  • the upper limit of the average interval of the terminals of the wide pitch connection portion 16 is preferably 1.0 mm and is more preferably 0.4 mm. In a case in which the average interval of the terminals of the wide pitch connection portion 16 is less than the lower limit, short circuit may occur between the terminals of the wide pitch connection portion 16 . Conversely, in a case in which the average interval of the terminals of the wide pitch connection portion 16 exceeds the upper limit, the flexible printed circuit board 1 or an electronic device using the flexible printed circuit board 1 may become unnecessarily large in size.
  • the gold coating layer 7 that is coated on the front surface first conductive pattern 8 and the gold coating layer 11 that is coated on the back surface first conductive pattern 12 protect the front surface first conductive pattern 8 to reduce the electrical resistance of the outer surface.
  • the lower limit of the average thickness of the gold coating layer 7 and the gold coating layer 11 is preferably 0.03 ⁇ m and is more preferably 0.09 ⁇ m.
  • the upper limit of the average thickness of the gold coating layer 7 and the gold coating layer 11 is preferably 0.9 ⁇ m and is more preferably 0.4 ⁇ m. In a case in which the average thickness of the gold coating layer 7 and the gold coating layer 11 is less than the lower limit, the front surface first conductive pattern 8 may not be sufficiently protected. Conversely, in a case in which the average thickness of the gold coating layer 7 and the gold coating layer 11 exceeds the upper limit, the flexible printed circuit board 1 may be unnecessarily expensive.
  • the second conductive pattern 10 includes lands 17 for IC chip mounting having a planar shape and arrangement corresponding to the terminals of the IC chip 14 .
  • the IC chip 14 is connected to the circuit of the flexible printed circuit board 1 .
  • the tin coating layer 9 that is coated on the second conductive pattern 10 can easily and reliably mount the IC chip to the lands 17 for IC chip mounting of the second conductive pattern.
  • the lower limit of the average thickness of the tin coating layer 9 is preferably 0.1 ⁇ m and is more preferably 0.2 ⁇ m.
  • the upper limit of the average thickness of the tin coating layer 9 is preferably 1.0 ⁇ m and is more preferably 0.5 ⁇ m. In a case in which the average thickness of the tin coating layer 9 is less than the lower limit, the amount of tin available for a eutectic reaction may be insufficient and the IC chip 14 may not be firmly connected to the lands 17 for IC chip mounting.
  • the tin coating layer 9 may be fluidized at the time of the eutectic reaction to cause a short circuit between circuits of the second conductive pattern 10 . It should be noted that the average thickness of the tin coating layer 9 can be measured using, for example, an X-ray fluorescence spectrometer.
  • first areas 18 formed by an alloy of a metal and tin forming the second conductive pattern 10 and one or more second areas 19 formed by unalloyed tin may be formed on the outer surface of the tin coating layer 9 .
  • a sea-island structure is formed such that the plurality of first areas 18 are scattered in the second area 19 .
  • the plurality of first areas 18 are arranged in the second area 19 at an approximately equal density.
  • the first areas 18 are formed, for example, by alloying tin contained in the tin coating layer 9 with a metal such as copper constituting the second conductive pattern 10 by a heat treatment in the manufacturing process of the flexible printed circuit board 1 .
  • the lower limit of the total occupying area percentage of the one or more first areas 18 in the outer surface of the tin coating layer 9 is preferably 2% and is more preferably 10%.
  • the upper limit of the total occupying area percentage of the one or more first areas 18 in the outer surface of the tin coating layer 9 is preferably 90%, is more preferably 80%, and is further more preferably 70%.
  • the amount of brazing material formed by a eutectic reaction at the time of bonding with terminals of an IC chip increases, and thus a short circuit may occur between adjacent circuits of the second conductive pattern 10 .
  • the total occupying area percentage of the one or more first areas 18 in the outer surface of the tin coating layer 9 exceeds the upper limit, the amount of brazing material formed by a eutectic reaction becomes insufficient, and the bonding with terminals of an IC chip may become insufficient.
  • the total occupying area percentage of the first areas 18 can be measured, for example, by using an energy-dispersive X-ray (EDX) analyzer at a magnification of 5000 times to image the outer surface of the tin coating layer 9 to measure the total occupying area percentage of the plurality of first areas in the outer surface of the tin coating layer 9 .
  • EDX energy-dispersive X-ray
  • the lower limit of the average thickness of the second area 19 (the average value of thicknesses of all second areas 19 formed on the outer surface of the tin coating layer 9 ) is preferably 0.05 ⁇ m and is more preferably 0.10 ⁇ m.
  • the upper limit of the average thickness of the second area 19 is preferably 0.4 ⁇ m and is more preferably 0.3 ⁇ m. In case in which the average thickness of the second area 19 is less than the lower limit, the amount of brazing material formed by a eutectic reaction becomes insufficient, and the bonding with terminals of an IC chip may become insufficient.
  • the average thickness of the second area 19 exceeds the upper limit, the amount of brazing material formed at the time of bonding with terminals of an IC chip increases, and thus a short circuit may occur between circuits of the second conductive pattern 10 . It should be noted that the average thickness of the second area 19 can be measured using, for example, an electrolytic film thickness meter.
  • the front surface protective layer 5 and the back surface protective layer 6 have openings that expose the narrow pitch connection 15 , the wide pitch connection portion 16 , and the lands 17 for IC chip mounting, and mainly protect portions of the front surface conductive pattern 3 and the back surface conductive pattern 4 that are not covered by the gold coating layers 7 and 11 and the tin coating layer 9 .
  • front surface protective layer 5 and the back surface protective layer 6 for example, a coverlay, a solder resist, or the like can be used.
  • a coverlay used as the front surface protective layer 5 and the back surface protective layer 6 can be configured to include a protective film and an adhesive layer.
  • the protective film of the coverlay is preferably flexible and insulating.
  • the main component of the protective film include polyimide, epoxy resin, phenolic resin, acrylic resin, polyester, thermoplastic polyimide, polyethylene terephthalate, fluorine resin, liquid crystal polymer, and the like.
  • polyimide is preferable in terms of heat resistance.
  • the protective film may contain other resins other than the main component, weather-resistant agents, antistatic agents, and the like.
  • the lower limit of the average thickness of the protective film is not particularly limited, but is preferably 3 ⁇ m and is more preferably 10 ⁇ m.
  • the upper limit of the average thickness of the protective film is not particularly limited, but is preferably 500 ⁇ m and is more preferably 150 ⁇ m. In a case in which the average thickness of the protective film is less than the lower limit, disconnection may easily occur, especially during the manufacturing process. Conversely, in a case in which the average thickness of the protective film exceeds the upper limit, the thickness of the flexible printed circuit board may unnecessarily increase.
  • An adhesive that constitutes the adhesive layer is not particularly limited, but is preferably one that is excellent in flexibility and heat resistance.
  • examples of such an adhesive include various resin-based adhesives such as epoxy resins, polyimides, polyesters, phenolic resins, polyurethanes, acrylic resins, melamine resins, and polyamideimides.
  • the lower limit of the average thickness of the adhesive layer is preferably 5 ⁇ m and is more preferably 10 ⁇ m.
  • the upper limit of the average thickness of the adhesive layer is preferably 50 ⁇ m and is more preferably 40 ⁇ m. In a case in which the average thickness of the adhesive layer is less than the lower limit, the adhesion strength of the front surface protective layer 5 and the back surface protective layer 6 may become insufficient. On the other hand, in a case in which the average thickness of the adhesive layer exceeds the upper limit, the flexible printed circuit board may become unnecessarily thick.
  • solder resist that is used for the front surface protective layer 5 and the back surface protective layer 6
  • a single layer structure such as a photosensitive solder resist or a thermosetting solder resist may be used, or a dry film solder resist including a base film and a resist layer may be used.
  • the main component of the solder resist examples include an epoxy resin, polyimide, and a silicone resin.
  • an epoxy resin particularly an epoxy acrylate resin, is preferably used.
  • a base film of the dry film solder resist for example, polyimide or the like can be used.
  • the lower limit of the average thickness of the solder resist on the front surface conductive pattern 3 and the back surface conductive pattern 4 is preferably 3 ⁇ m and is more preferably 5 ⁇ m.
  • the upper limit of the average thickness of the solder resist on the front surface conductive pattern 3 and the back surface conductive pattern 4 is not particularly limited, but is preferably 100 ⁇ m and is more preferably 50 ⁇ m. In case in which the average thickness of the solder resist on the front surface conductive pattern 3 and the back surface conductive pattern 4 is less than the lower limit, the protection of the front surface conductive pattern 3 and the back surface conductive pattern 4 may become insufficient. Conversely, in a case in which the average thickness of the solder resist on the front surface conductive pattern 3 and the back surface conductive pattern 4 exceeds the upper limit, the flexibility of the printed circuit board may become insufficient.
  • Examples of the IC chip 14 include one that constitutes a part of a circuit at least part of which is formed by the flexible printed circuit board 1 , and include one that controls a display panel or the like connected to the narrow pitch connection portion 15 .
  • the IC chip 14 includes terminals at least having an outer surface formed of gold, and these terminals are connected by a eutectic bond to the lands 17 for IC chip mounting of the second conductive pattern 10 .
  • the flexible printed circuit board 1 can be easily and securely electrically connected to another device or circuit by ensuring the electrical conductivity of the outer surfaces of the front surface first conductive pattern 8 and the back surface first conductive pattern 12 .
  • the terminals of the IC chip 14 can be easily and securely mounted by a eutectic reaction.
  • the narrow pitch connection portion 15 of the front surface first conductive pattern 8 can be easily, reliably, and directly connected to terminals of a display panel DP as another device and, the wide pitch connection portion 16 of the back surface first conductive pattern 12 can be easily, reliably, and directly connected to terminals of a main printed circuit board MPC on which the main circuit of an electronic device is formed.
  • the IC chip 14 is mounted in advance on the lands 17 for IC chip mounting of the second conductive pattern 10 .
  • the tin coating layer 9 of the second conductive pattern 10 when heat is applied at the time of connection of terminals of another circuit or the like to the narrow pitch connection portion 15 or the wide pitch connection portion 16 , tin may be alloyed with copper that forms the second conductive pattern 10 and the connectivity may decrease.
  • a connection failure of the IC chip 14 can be prevented.
  • the flexible printed circuit board 1 of FIG. 1 can be manufactured by a method of manufacturing a flexible printed circuit board according to one embodiment of the present disclosure.
  • the method of manufacturing a flexible printed circuit board includes: a step of forming a conductive pattern (the front surface conductive pattern 3 and the back surface conductive pattern 4 ) on the insulating base film 2 (conductive pattern formation step); a step of coating portions of the front surface conductive pattern 3 and the back surface conductive pattern 4 with gold by electroless plating (gold electroless plating step); after the gold electroless plating step, a step of coating different portions of the front surface conductive pattern 3 and the back surface conductive pattern 4 with tin by electroless plating (tin electroless plating step); after the tin electroless plating step, a step of layering the front surface protective layer 5 and the back surface protective layer 6 on portions of the front surface conductive pattern 3 and the back surface conductive pattern 4 that are not covered with gold or tin (protective layer layering step); and a step of eutectic bonding the terminals of the IC chip 14 to the front surface conductive pattern 3 coated with tin (eutectic bonding step).
  • the front surface conductive pattern 3 and the back surface conductive pattern 4 are formed on the front and back of the base film 1 by a known method such as a subtractive method or a semi-additive method, for example.
  • a metal layer is layered on the front and back surfaces of the base film 2 by, for example, adhesion of a metal foil, deposition of a metal, sintering of metal fine particles, metal plating, or the like, and a resist pattern is formed over a portion corresponding to a front surface conductive pattern 3 and a desired back surface conductive pattern 4 of the metal layer and etched to form the front surface conductive pattern 3 and the back surface conductive pattern 4 .
  • a thin seed layer is formed on the front and back surfaces of the base film 2 by, for example, vapor deposition of a metal, sintering of fine metal particles, electroless metal plating, or the like, a resist pattern opening at a portion corresponding to a desired front surface conductive pattern 3 and a desired back surface conductive pattern 4 is formed on the surface of the seed layer, and the front surface conductive pattern 3 and the back surface conductive pattern 4 are formed by electroplating the seed layer exposed in the opening of the resist pattern.
  • the gold electroless plating step can include a step of forming a resist pattern covering portions other than the portions to be coated with the gold coating layers 7 and 11 of the front surface conductive pattern 3 and the back surface conductive pattern 4 , a step of immersing an intermediate product of the flexible printed circuit board on which the resist pattern is formed in an electroless gold plating solution, and a step of peeling off the resist pattern.
  • the tin electroless plating step can include a step of forming a resist pattern covering a portion other than a portion to be coated with the ting coating layer 9 of the front surface conductive pattern 3 and the back surface conductive pattern 4 , a step of immersing an intermediate product of the flexible printed circuit board 1 on which the resist pattern is formed in an electroless tin plating solution, and a step of peeling off the resist pattern. Also, the tin electroless plating step can include a step of heat-treating the intermediate product of the flexible printed circuit board 1 for suppressing generation of whiskers in the tin coating layer 9 .
  • the heat treatment temperature of the heat treatment step can be, for example, greater than or equal to 100° C. and less than or equal to 140° C.
  • the heat treatment time of the heat treatment step can be, for example, greater than or equal to one hour and less than or equal to three hours. It should be noted that in case in which a heat treatment is performed under the above described heat treatment conditions, the average thickness of one or more second areas 19 from the outer surface of the tin coating layer 9 is decreased in a range of approximately 0.1 ⁇ m or more and 0.4 ⁇ m or less. Therefore, in the step of immersing in the electroless tin plating solution, the immersion time is adjusted so as to form the tin plating layer 9 having a thickness in consideration of the decreased amount in advance.
  • the protective layer layering step uses a known method to layer, for example, a coverlay, solder resist, or the like.
  • the terminals of the IC chip 14 are connected by eutectic bonding to the lands 17 for IC chip mounting of the second conductive pattern 10 .
  • This eutectic bonding can be accomplished by thermal compression bonding.
  • the lower limit of the temperature of the thermal compression bonding is preferably 250° C. and is more preferably 270° C.
  • the upper limit of the temperature of the thermal compression bonding is preferably 500° C. and is more preferably and 470° C. In a case in which the temperature of the thermal compression bonding is less than the lower limit, the bonding strength of the terminals of the IC chip 14 to the lands 17 for IC chip mounting may be insufficient. Conversely, in a case in which the temperature of the thermal compression bonding the upper limit, the flexible printed circuit board 1 may be deteriorated by heat.
  • the lower limit of the pressure of the thermal compression bonding is preferably 2 MPaG and is more preferably 5 MPaG.
  • the upper limit of the pressure of the thermal compression bonding is preferably 50 MPaG and is more preferably 30 MPaG. In a case in which the pressure of the thermal compression bonding is less than the lower limit, the bonding strength of the terminals of the IC chip 14 to the lands 17 for IC chip mounting may be insufficient. Conversely, in a case in which the pressure of the thermal compression bonding exceeds the upper limit, the flexible printed circuit board 1 may deteriorate.
  • the lower limit of the time of the thermal compression bonding is preferably 0.2 seconds and is more preferably 0.4 seconds.
  • the upper limit of the time of the thermal compression bonding is preferably 20 seconds and is more preferably 10 seconds. In a case in which the time of the thermal compression bonding is less than the lower limit, the bonding strength of the terminals of the IC chip 14 to the lands 17 for IC chip mounting may be insufficient. Conversely, in a case in which the time of the thermal compression bonding exceeds the upper limit, the production efficiency of the flexible printed circuit board 1 may decrease or the flexible printed circuit board 1 may be deteriorated by heat.
  • the flexible printed circuit board 1 According to the method of manufacturing the flexible printed circuit board 1 , as described above, it is possible to manufacture the flexible printed circuit board 1 that can be easily, reliably, and electrically connected to another circuit or IC chip.
  • FIG. 6 and FIG. 7 illustrate a flexible printed circuit board 1 a according to an embodiment different from that of FIG. 1 of the present disclosure.
  • the flexible printed circuit board 1 a further includes an insulating base film 2 a , a front surface conductive pattern 3 a that is layered on the front surface side of the base film 2 a , and a front surface protective layer 5 a that partially covers the front surface conductive pattern 3 a.
  • the configuration of the base film 2 a , the front surface conductive pattern 3 a , and the front surface protective layer 5 a in the flexible printed circuit board 1 a of FIG. 6 can be similar to the configuration of the base film 2 , the front surface conductive pattern 3 , and the front surface protective layer 5 in the flexible printed circuit board 1 of FIG. 1 , except that the planar shapes are different. Therefore, with respect to the flexible printed circuit board 1 a in FIG. 6 , the same constituents as those in the flexible printed circuit board 1 in FIG. 1 are referred to by the same numerals and repetitive descriptions are omitted.
  • the front surface conductive pattern 3 a includes a front surface first conductive pattern 8 a that is coated by a gold coating layer 7 and includes a second conductive pattern 10 that is coated by a tin coating layer 9 .
  • the front surface first conductive pattern 8 a and the second conductive pattern 10 are present at portions that are exposed from the front surface protective layer 5 a .
  • the gold coating layer 7 or the tin coating layer 9 is layered at the portion that is exposed from the front surface protective layer 5 a .
  • the gold coating layer 7 and the tin coating layer 9 may not be layered.
  • the narrow pitch connection portion 15 is connected to terminals of other devices, such as a display panel.
  • the flexible printed circuit board 1 a constitutes a main circuit that controls another device such as a display panel that is connected to the narrow pitch connection portion 15 by connecting the terminals of the electronic component 20 to the lands for electronic component mounting.
  • the second conductive pattern 10 includes lands 17 for IC chip mounting having a planar shape and arrangement corresponding to the terminals of the IC chip 14 .
  • the IC chip 14 is connected to the circuit of the flexible printed circuit board 1 a.
  • the second conductive pattern may be coated with solder (coated with a solder coating layer) instead of tin.
  • a second conductive pattern may be formed on both sides of the base film. Also, the second conductive pattern may include a wide pitch connection portion. In this case, the IC chip is connected to the second conductive pattern by solder.
  • the flexible printed circuit board may be a one-sided circuit board without a second conductive pattern, or may be a multi-layered circuit board including a plurality of base films and an additional conductive pattern that is layered between the base films.
  • an IC chip may not be mounted on the lands for IC chip mounting.
  • a surface protective layer and a back surface protective layer are not essential.
  • a gold coating layer (or a nickel coating layer) and a tin coating layer (or a solder coating layer) may be formed by electrolytic plating (electroplating) or other methods.

Abstract

According to one aspect of the present disclosure, a flexible printed circuit board includes: an insulating base film; a first conductive pattern that is layered on the base film and that is coated with gold, nickel, or an anti-rust material; and a second conductive pattern that is layered on the base film and that is coated with tin or solder.

Description

    TECHNICAL FIELD
  • The present disclosure relates to a flexible printed circuit board and a method of manufacturing a flexible printed circuit board.
  • The present application is based on and claims priority to Japanese Patent Application No. 2017-226635, filed on Nov. 27, 2017, the entire contents of the Japanese Patent Application are hereby incorporated herein by reference.
    • BACKGROUND ART
  • In an electronic device with a display panel, generally, the display panel and a printed circuit board are connected by means of a COF (Chip on Film) with a mounted IC chip that drives the display panel (see Japanese Laid-open Patent Publication No. 2016-20779).
  • For a COF, copper foil layered on a polyimide film is wet etched to form a wiring pattern and an IC is flip-chip mounted on the wiring pattern. Among electronic devices with display panels, there is an electronic device in which the display panel and a printed circuit board having a main circuit are connected by means of a COF with a mounted IC for driving the display panel.
  • In a COF, a configuration may be employed in which the surface of a wiring pattern is coated with tin and an IC chip is connected to the wiring pattern by a brazing material generated by a eutectic reaction of the tin with a gold layer on the outer terminal surface of the IC chip. A connection method by such a eutectic reaction is called eutectic bonding and can be performed by thermal compression bonding at a relatively low temperature.
    • PRIOR ART DOCUMENT [Patent Document]
  • [Patent Document 1] Japanese Laid-open Patent Publication No. 2016-207792
    • SUMMARY OF THE INVENTION
  • According to one aspect of the present disclosure, a flexible printed circuit board includes: an insulating base film; a first conductive pattern that is layered on the base film and that is coated with gold, nickel, or an anti-rust material; and a second conductive pattern that is layered on the base film and that is coated with tin or solder.
  • According to another aspect of the present disclosure, a method of manufacturing a flexible printed circuit board includes: a step of forming a conductive pattern on an insulating base film; a step of coating a portion of the conductive pattern with gold, nickel, or an anti-rust material; and after the step of coating, a step of coating another portion of the conductive pattern with tin or solder.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a schematic plan view of a flexible printed circuit board according to one embodiment of the present disclosure;
  • FIG. 2 is a schematic cross-sectional view of the flexible printed circuit board of FIG. 1;
  • FIG. 3 is a schematic plan view of a tin coating layer;
  • FIG. 4 is a schematic cross-sectional view of the tin coating layer;
  • FIG. 5 is a schematic cross-sectional view of a display device using the flexible printed circuit board of FIG. 1;
  • FIG. 6 is a schematic plan view of a flexible printed circuit board according to an embodiment different from that of FIG. 1 of the present disclosure; and
  • FIG. 7 is a schematic cross-sectional view of the flexible printed circuit board of FIG. 6.
    •  EMBODIMENT FOR CARRYING OUT THE INVENTION Problem to be Solved by the Present Disclosure
  • In a COF for a display panel, because an IC chip for driving the display panel is mounted on a surface that is the same as the surface where terminals connected to the display panel and terminals connected to a printed circuit board are disposed, the arrangement in an electronic device is limited. Also, the COF is weak in bending in comparison to a general flexible printed circuit board, and disconnection easily occurs.
  • In view of above, the present disclosure has an object to provide a flexible printed circuit board and a method of manufacturing a flexible printed circuit board that enable to mount an IC chip and that can be directly connected to terminals of another device, a circuit, or the like.
    • Effect of the Present Disclosure
  • A flexible printed circuit board according to one aspect of the present disclosure and a flexible printed circuit board that is obtained by a method of manufacturing a flexible printed circuit board according to another aspect of the present disclosure enables to mount an IC chip and can be directly connected to terminals of another device, a circuit board, or the like.
    • Description of Embodiments of the Present Disclosure
  • According to one aspect of the present disclosure, a flexible printed circuit board includes: an insulating base film; a first conductive pattern that is layered on the base film and that is coated with gold, nickel, or an anti-rust material; and a second conductive pattern that is layered on the base film and that is coated with tin or solder.
  • In the flexible printed circuit board, because the first conductive pattern is coated with gold, nickel, or an anti-rust material, the conductive connectivity of the first conductive pattern to other circuits does not easily decrease. Therefore, the flexible printed circuit board can be securely connected to terminals of another device or a circuit board. Also, in the flexible printed circuit board, because the second conductive pattern is coated with tin or solder, an IC chip can be easily and securely mounted on the second conductive pattern by a eutectic reaction.
  • In the flexible printed circuit board, the second conductive pattern may include lands for IC chip mounting. In this way, by the second conductive pattern including lands for IC chip mounting, an IC chip can be more easily and securely mounted on the second conductive pattern by a eutectic reaction.
  • In the flexible printed circuit board, the first conductive pattern may include a narrow pitch connection portion where a plurality of terminals are arranged and formed with an average width of 15 μm or less and at an average interval of 15 μm or less. In this way, the first conductive pattern including the narrow pitch connection portion enables direct connection with terminals with a relatively small wire pitch.
  • In the flexible printed circuit board, the first conductive pattern may include a wide pitch connection portion where a plurality of terminals are arranged and formed with an average width of 20 μm or more and at an average interval of 20 μm or more. In this way, by the first conductive pattern including the wide pitch connection portion, the flexible printed circuit board can be used to connect a display panel or the like to another printed circuit board or the like.
  • In the flexible printed circuit board, the second conductive pattern may be coated with tin, a layer coated with tin may include, on its outer surface, one or more first areas formed by an alloy of a metal and tin forming the second conductive pattern and one or more second areas formed by unalloyed tin, and a total occupying area percentage of the one or more first areas in the outer surface of the layer coated with tin may be greater than or equal to 2% and less than or equal to 90%. In this way, by the total occupying area percentage of the one or more first areas in the outer surface of the layer coated with tin being greater than or equal to 2% and less than or equal to 90%, the amount of brazing material formed by a eutectic reaction at the time of bonding with terminals of an IC chip can be made appropriate, a short circuit between adjacent circuits of the second conductive pattern can be prevented, and the bonding with the terminals of the IC chip can be more secured.
  • In the flexible printed circuit board, an average thickness of the second areas may be greater than or equal to 0.05 μm and less than or equal to 0.4 μm. In this way, by the average thickness of the second areas being greater than or equal to 0.05 μm and less than or equal to 0.4 μm, the amount of brazing material formed by a eutectic reaction at the time of bonding with terminals of an IC chip can be made appropriate, a short circuit between adjacent circuits of the second conductive pattern can be prevented, and the bonding with the terminals of the IC chip can be more secured.
  • According to another aspect of the present disclosure, a method of manufacturing a flexible printed circuit board includes: a step of forming a conductive pattern on an insulating base film; a step of coating a portion of the conductive pattern with gold, nickel, or an anti-rust material; and after the step of coating, a step of coating another portion of the conductive pattern with tin or solder.
  • Because the method of manufacturing a flexible printed circuit board performs coating with tin or solder after coating with gold, nickel, or an anti-rust material, a coating layer of gold, nickel, or an anti-rust material and a coating layer of tin or solder can be appropriately formed. Therefore, according to the method of manufacturing a flexible printed circuit board, it is possible to obtain a printed circuit board that enables to mount an IC chip and that can be directly connected to terminals of another device, a circuit, or the like.
  • In the method of manufacturing a flexible printed circuit board, coating with the gold or nickel may be performed by electroless plating, and coating with the tin or solder may be performed by electroless plating.
  • In this way, by coating with the gold or nickel being performed by electroless plating, and by coating with the tin or solder being performed by electroless plating, the connectivity of the coating with gold or nickel and the coating with tin or solder can be prevented from being impaired. Also, by performing electroless plating for coating with gold or nickel and for coating with tin or solder, it is possible to obtain a flexible printed circuit board that enables to connect terminals of an IC chip more easily and reliably.
  • In the method of manufacturing a flexible printed circuit board, the portion of the conductive pattern that is coated with tin or solder may include lands for IC chip mounting, and the method may further include a step of eutectic bonding terminals of an IC chip to the lands for IC chip mounting. In this way, by the portion of the conductive pattern that is coated with tin or solder including the lands for IC chip mounting and by including the step of eutectic bonding the terminals of the IC chip to the lands for IC chip mounting, it is possible to obtain a flexible printed circuit board that enables to mount the IC chip more reliably by eutectic bonding.
  • In the method of manufacturing a flexible printed circuit board, in the step of eutectic bonding, by thermal compression bonding at a temperature of 250° C. or more and 500° C. or less and at a pressure of 2 MPaG or more and 50 MPaG or less, eutectic bonding may be performed. In this way, by performing eutectic bonding by thermal compression bonding at a temperature of 250° C. or more and 500° C. or less and at a pressure of 2 MPaG or more and 50 MPaG or less, deterioration of the flexible printed circuit board can be prevented and the bonding strength of terminals of an IC chip to lands for IC chip mounting can be further enhanced.
  • It should be noted that the “anti-rust material” is a concept that includes an organic material that forms a coating on the surface of the material that forms the first conductive pattern, and includes a material that is chemically bonded with the material that forms the first conductive pattern to form a passivation (including one being bonded).
    • Details of Embodiments of the Present Disclosure
  • In the following, embodiments of flexible printed circuit boards according to the present disclosure will be described in detail with reference to the drawings.
    • First Embodiment
  • FIG. 1 and FIG. 2 illustrate a flexible printed circuit board 1 according to one embodiment of the present disclosure. The flexible printed circuit board 1 further includes an insulating base film 2, a front surface conductive pattern 3 that is layered on the front surface side of the base film 2, a back surface conductive pattern 4 that is layered on the back surface side of the base film 2, a front surface protective layer 5 that partially covers the front surface conductive pattern 3, and a back surface protective layer 6 that partially covers the back surface conductive pattern 4.
  • The front surface conductive pattern 3 includes a front surface first conductive pattern 8 that is coated by a gold coating layer 7 and includes a second conductive pattern 10 that is coated by a tin coating layer 9. The front surface first conductive pattern 8 and the second conductive pattern 10 are present at portions that are exposed from the front surface protective layer 5. In other words, at the front surface conductive pattern 3, the gold coating layer 7 or the tin coating layer 9 is layered at the portion that is exposed from the front surface protective layer 5. On the other hand, at the portion that is coated with the front surface protective layer 5 at the front surface conductive pattern 3, the gold coating layer 7 and the tin coating layer 9 may not be layered.
  • The back surface conductive pattern 4 includes a back surface first conductive pattern 12 that is coated with the gold coating layer 11, but not include a conductive pattern that is coated with tin. The back surface first conductive pattern 12 is present at a portion that is exposed from the back surface protective layer 6.
  • The front surface conductive pattern 3 and the back surface conductive pattern 4 are connected by through holes 13 that are formed to pass through the base film 2.
  • Also, an IC chip 14 is mounted on the front surface conductive pattern 3 of the flexible printed circuit board 1.
  • <Base Film>
  • The base film 2 is formed of a material having a synthetic resin as the main component and has flexibility. Examples of the main component of the base film 2 include a soft material such as polyimide, liquid crystal polyester, polyethylene terephthalate, polyethylene naphthalate, and fluororesin. Among these, polyimide excellent in insulation properties, flexibility, heat resistance, and the like is preferable. Also, the base film 2 may be porous, and may contain a filler, an additive, or the like.
  • The lower limit of the average thickness of the base film 2 is not particularly limited but is preferably 5 μm and is more preferably 12 μm. On the other hand, the upper limit of the average thickness of the base film 2 is preferably 2 mm, and is more preferably 1.6 mm. In a case in which the average thickness of the base film 2 is less than the lower limit, the strength of the base film 2 or the base material for a printed circuit board may be insufficient. On the contrary, in a case in which the average thickness of the base film 2 exceeds the upper limit, the flexibility of the flexible printed circuit board 1 may be insufficient.
  • <Conduction Pattern>
  • The front surface conductive pattern 3 and the back surface conductive pattern 4 can be formed by patterning a layer of a layered conductor of the base film 2.
  • Examples of the material of the conductor that forms the front surface conductive pattern 3 and the back surface conductive pattern 4 include metals such as copper, silver, platinum, and nickel. Among these, copper that is relatively low cost and excellent in conductivity is preferable as the material of the front surface conductive pattern 3 and the back surface conductive pattern 4.
  • The front surface conductive pattern 3 and the back surface conductive pattern 4 are preferably formed with a substantially constant thickness. The lower limit of the average thickness of the front surface conductive pattern 3 and the back surface conductive pattern 4 is preferably 2 μm, and is more preferably 5 pin. On the other hand, the upper limit of the average thickness of the front surface conductive pattern 3 and the back surface conductive pattern 4 is preferably 50 μm, and is more preferably 40 μm. In a case in which the average thickness of the front surface conductive pattern 3 and the back surface conductive pattern 4 is less than the lower limit, disconnection of the front surface conductive pattern 3 and the back surface conductive pattern 4 may occur. On the other hand, in a case in which the average thickness of the front surface conductive pattern 3 and the back surface conductive pattern 4 exceeds the upper limit, the flexibility of the printed circuit board 1 may decrease unnecessarily.
  • (First Conductive Pattern)
  • The front surface first conductive pattern 8 includes a narrow pitch connection portion 15 in which a plurality of terminals are arranged at a constant pitch (center interval). For example, the narrow pitch connection portion 15 is connected to terminals of another device, such as a display panel.
  • Connection of the terminals to the narrow pitch connection portion 15 can be accomplished, for example, by using surface mounting technology of steps such as solder reflow, thermosetting of a conductive adhesive, and thermal compression bonding using an anisotropic conductive sheet.
  • The lower limit of the average width of the respective terminals of the narrow pitch connection portion 15 is preferably 3 μm and is more preferably 5 μm. On the other hand, the upper limit of the average width of the respective terminals of the narrow pitch connection portion 15 is preferably 15 μm, and is more preferably 10 μm. In a case in which the average width of the respective terminals of the narrow pitch connection portion 15 is less than the lower limit, the electrical connection of the narrow pitch connection portion 15 to other terminals may be uncertain. Conversely, in a case in which the average width of the respective terminals of the narrow pitch connection portion 15 exceeds the upper limit, devices or circuits such as a display panel with which the flexible printed circuit board 1 can be connected may be limited.
  • The lower limit of the average interval of the terminals of the narrow pitch connection portion 15 is preferably 3 μm and is more preferably 5 μm. On the other hand, the upper limit of the average interval of the terminals of the narrow pitch connection portion 15 is preferably 15 μm and is more preferably 10 μm. In a case in which the average interval of the terminals of the narrow pitch connection portion 15 is less than the above lower limit, short circuit may occur between the terminals of the narrow pitch connection portion 15. Conversely, in a case in which the average interval of the terminals of the narrow pitch connections 15 exceeds the upper limit, devices with which the flexible printed circuit board 1 can be connected may be limited.
  • The back surface first conductive pattern 12 includes a wide pitch connection portion 16 in which a plurality of linear or rectangular shaped terminals are arranged at a constant pitch so as to be connected to terminals provided on another printed circuit board or the like.
  • Similar to the narrow pitch connection portion 15, connection of the terminals to the wide pitch connection portion 16 can be accomplished, for example, by using surface mounting technology of steps such as solder reflow, thermosetting of a conductive adhesive, and thermal compression bonding using an anisotropic conductive sheet.
  • The lower limit of the average width of the respective terminals of the wide pitch connection portion 16 is preferably 20 μm and is more preferably 25 μm. On the other hand, the upper limit of the average width of the respective terminals of the wide pitch connection portion 16 is preferably 1.0 mm and is more preferably 0.4 mm. In a case in which the average width of the respective terminals of the wide pitch connection portion 16 is less than the lower limit, a circuit that is connected to the wide pitch connection portion 16 may be unnecessarily expensive. Conversely, in a case in which the average width of the respective terminals of the wide pitch connection portion 16 exceeds the upper limit, the flexible printed circuit board 1 or an electronic device using the flexible printed circuit board 1 may become unnecessarily large in size.
  • The lower limit of the average interval of the terminals of the wide pitch connection portion 16 is preferably 20 μm and is more preferably 25 μm. On the other hand, the upper limit of the average interval of the terminals of the wide pitch connection portion 16 is preferably 1.0 mm and is more preferably 0.4 mm. In a case in which the average interval of the terminals of the wide pitch connection portion 16 is less than the lower limit, short circuit may occur between the terminals of the wide pitch connection portion 16. Conversely, in a case in which the average interval of the terminals of the wide pitch connection portion 16 exceeds the upper limit, the flexible printed circuit board 1 or an electronic device using the flexible printed circuit board 1 may become unnecessarily large in size.
  • The gold coating layer 7 that is coated on the front surface first conductive pattern 8 and the gold coating layer 11 that is coated on the back surface first conductive pattern 12 protect the front surface first conductive pattern 8 to reduce the electrical resistance of the outer surface. The lower limit of the average thickness of the gold coating layer 7 and the gold coating layer 11 is preferably 0.03 μm and is more preferably 0.09 μm. On the other hand, the upper limit of the average thickness of the gold coating layer 7 and the gold coating layer 11 is preferably 0.9 μm and is more preferably 0.4 μm. In a case in which the average thickness of the gold coating layer 7 and the gold coating layer 11 is less than the lower limit, the front surface first conductive pattern 8 may not be sufficiently protected. Conversely, in a case in which the average thickness of the gold coating layer 7 and the gold coating layer 11 exceeds the upper limit, the flexible printed circuit board 1 may be unnecessarily expensive.
  • (Second Conductive Pattern)
  • The second conductive pattern 10 includes lands 17 for IC chip mounting having a planar shape and arrangement corresponding to the terminals of the IC chip 14. By connecting the terminals of the IC chip 14 to the lands 17 for IC chip mounting, the IC chip 14 is connected to the circuit of the flexible printed circuit board 1.
  • By causing a eutectic reaction with the gold layer on the outer terminal surface of the IC chip 14, the tin coating layer 9 that is coated on the second conductive pattern 10 can easily and reliably mount the IC chip to the lands 17 for IC chip mounting of the second conductive pattern.
  • The lower limit of the average thickness of the tin coating layer 9 is preferably 0.1 μm and is more preferably 0.2 μm. On the other hand, the upper limit of the average thickness of the tin coating layer 9 is preferably 1.0 μm and is more preferably 0.5 μm. In a case in which the average thickness of the tin coating layer 9 is less than the lower limit, the amount of tin available for a eutectic reaction may be insufficient and the IC chip 14 may not be firmly connected to the lands 17 for IC chip mounting. Conversely, in a case in which the average thickness of the tin coating layer 9 exceeds the upper limit, the tin coating layer 9 may be fluidized at the time of the eutectic reaction to cause a short circuit between circuits of the second conductive pattern 10. It should be noted that the average thickness of the tin coating layer 9 can be measured using, for example, an X-ray fluorescence spectrometer.
  • As illustrated in FIG. 3 and FIG. 4, on the outer surface of the tin coating layer 9, one or more first areas 18 formed by an alloy of a metal and tin forming the second conductive pattern 10 and one or more second areas 19 formed by unalloyed tin may be formed. In the present embodiment, on the outer surface of the tin coating layer 9, a sea-island structure is formed such that the plurality of first areas 18 are scattered in the second area 19. Also, it is preferable that the plurality of first areas 18 are arranged in the second area 19 at an approximately equal density. The first areas 18 are formed, for example, by alloying tin contained in the tin coating layer 9 with a metal such as copper constituting the second conductive pattern 10 by a heat treatment in the manufacturing process of the flexible printed circuit board 1.
  • The lower limit of the total occupying area percentage of the one or more first areas 18 in the outer surface of the tin coating layer 9 is preferably 2% and is more preferably 10%. On the other hand, the upper limit of the total occupying area percentage of the one or more first areas 18 in the outer surface of the tin coating layer 9 is preferably 90%, is more preferably 80%, and is further more preferably 70%. In a case in which the total occupying area percentage of the one or more first areas 18 in the outer surface of the tin coating layer 9 is less than the lower limit, the amount of brazing material formed by a eutectic reaction at the time of bonding with terminals of an IC chip increases, and thus a short circuit may occur between adjacent circuits of the second conductive pattern 10. Conversely, in a case in which the total occupying area percentage of the one or more first areas 18 in the outer surface of the tin coating layer 9 exceeds the upper limit, the amount of brazing material formed by a eutectic reaction becomes insufficient, and the bonding with terminals of an IC chip may become insufficient. It should be noted that the total occupying area percentage of the first areas 18 can be measured, for example, by using an energy-dispersive X-ray (EDX) analyzer at a magnification of 5000 times to image the outer surface of the tin coating layer 9 to measure the total occupying area percentage of the plurality of first areas in the outer surface of the tin coating layer 9.
  • The lower limit of the average thickness of the second area 19 (the average value of thicknesses of all second areas 19 formed on the outer surface of the tin coating layer 9) is preferably 0.05 μm and is more preferably 0.10 μm. On the other hand, the upper limit of the average thickness of the second area 19 is preferably 0.4 μm and is more preferably 0.3 μm. In case in which the average thickness of the second area 19 is less than the lower limit, the amount of brazing material formed by a eutectic reaction becomes insufficient, and the bonding with terminals of an IC chip may become insufficient. On the other hand, in a case in which the average thickness of the second area 19 exceeds the upper limit, the amount of brazing material formed at the time of bonding with terminals of an IC chip increases, and thus a short circuit may occur between circuits of the second conductive pattern 10. It should be noted that the average thickness of the second area 19 can be measured using, for example, an electrolytic film thickness meter.
  • (Protective Layer)
  • The front surface protective layer 5 and the back surface protective layer 6 have openings that expose the narrow pitch connection 15, the wide pitch connection portion 16, and the lands 17 for IC chip mounting, and mainly protect portions of the front surface conductive pattern 3 and the back surface conductive pattern 4 that are not covered by the gold coating layers 7 and 11 and the tin coating layer 9.
  • As the front surface protective layer 5 and the back surface protective layer 6, for example, a coverlay, a solder resist, or the like can be used.
  • A coverlay used as the front surface protective layer 5 and the back surface protective layer 6 can be configured to include a protective film and an adhesive layer.
  • The protective film of the coverlay is preferably flexible and insulating. Examples of the main component of the protective film include polyimide, epoxy resin, phenolic resin, acrylic resin, polyester, thermoplastic polyimide, polyethylene terephthalate, fluorine resin, liquid crystal polymer, and the like. In particular, polyimide is preferable in terms of heat resistance. It should be noted that the protective film may contain other resins other than the main component, weather-resistant agents, antistatic agents, and the like.
  • The lower limit of the average thickness of the protective film is not particularly limited, but is preferably 3 μm and is more preferably 10 μm. Also, the upper limit of the average thickness of the protective film is not particularly limited, but is preferably 500 μm and is more preferably 150 μm. In a case in which the average thickness of the protective film is less than the lower limit, disconnection may easily occur, especially during the manufacturing process. Conversely, in a case in which the average thickness of the protective film exceeds the upper limit, the thickness of the flexible printed circuit board may unnecessarily increase.
  • An adhesive that constitutes the adhesive layer is not particularly limited, but is preferably one that is excellent in flexibility and heat resistance. Examples of such an adhesive include various resin-based adhesives such as epoxy resins, polyimides, polyesters, phenolic resins, polyurethanes, acrylic resins, melamine resins, and polyamideimides.
  • The lower limit of the average thickness of the adhesive layer is preferably 5 μm and is more preferably 10 μm. On the other hand, the upper limit of the average thickness of the adhesive layer is preferably 50 μm and is more preferably 40 μm. In a case in which the average thickness of the adhesive layer is less than the lower limit, the adhesion strength of the front surface protective layer 5 and the back surface protective layer 6 may become insufficient. On the other hand, in a case in which the average thickness of the adhesive layer exceeds the upper limit, the flexible printed circuit board may become unnecessarily thick.
  • As the solder resist that is used for the front surface protective layer 5 and the back surface protective layer 6, a single layer structure such as a photosensitive solder resist or a thermosetting solder resist may be used, or a dry film solder resist including a base film and a resist layer may be used.
  • Examples of the main component of the solder resist (in the case of the dry film solder resist, the main component of the resist layer) include an epoxy resin, polyimide, and a silicone resin. Among these an epoxy resin, particularly an epoxy acrylate resin, is preferably used. Also, as a base film of the dry film solder resist, for example, polyimide or the like can be used.
  • The lower limit of the average thickness of the solder resist on the front surface conductive pattern 3 and the back surface conductive pattern 4 is preferably 3 μm and is more preferably 5 μm. On the other hand, the upper limit of the average thickness of the solder resist on the front surface conductive pattern 3 and the back surface conductive pattern 4 is not particularly limited, but is preferably 100 μm and is more preferably 50 μm. In case in which the average thickness of the solder resist on the front surface conductive pattern 3 and the back surface conductive pattern 4 is less than the lower limit, the protection of the front surface conductive pattern 3 and the back surface conductive pattern 4 may become insufficient. Conversely, in a case in which the average thickness of the solder resist on the front surface conductive pattern 3 and the back surface conductive pattern 4 exceeds the upper limit, the flexibility of the printed circuit board may become insufficient.
  • <IC Chip>
  • Examples of the IC chip 14 include one that constitutes a part of a circuit at least part of which is formed by the flexible printed circuit board 1, and include one that controls a display panel or the like connected to the narrow pitch connection portion 15.
  • The IC chip 14 includes terminals at least having an outer surface formed of gold, and these terminals are connected by a eutectic bond to the lands 17 for IC chip mounting of the second conductive pattern 10.
    • Advantages
  • As described above, because the front surface first conductive pattern 8 is coated with the gold coating layer 7 and the back surface first conductive pattern 12 is coated with the gold coating layer 11, the flexible printed circuit board 1 can be easily and securely electrically connected to another device or circuit by ensuring the electrical conductivity of the outer surfaces of the front surface first conductive pattern 8 and the back surface first conductive pattern 12.
  • Also, in the flexible printed circuit board 1, because the second conductive pattern 10 is coated with the tin coating layer 9, the terminals of the IC chip 14 can be easily and securely mounted by a eutectic reaction.
  • Therefore, as illustrated in FIG. 5, in the flexible printed circuit board 1, in a state in which an IC for driving a display panel is mounted as the IC chip 14 on the lands 17 for IC chip mounting of the second conductive pattern 10, the narrow pitch connection portion 15 of the front surface first conductive pattern 8 can be easily, reliably, and directly connected to terminals of a display panel DP as another device and, the wide pitch connection portion 16 of the back surface first conductive pattern 12 can be easily, reliably, and directly connected to terminals of a main printed circuit board MPC on which the main circuit of an electronic device is formed.
  • Also, in the flexible printed circuit board 1, the IC chip 14 is mounted in advance on the lands 17 for IC chip mounting of the second conductive pattern 10. For example, for the tin coating layer 9 of the second conductive pattern 10, when heat is applied at the time of connection of terminals of another circuit or the like to the narrow pitch connection portion 15 or the wide pitch connection portion 16, tin may be alloyed with copper that forms the second conductive pattern 10 and the connectivity may decrease. However, by mounting the IC chip 14 on the lands 17 for IC chip mounting in advance, a connection failure of the IC chip 14 can be prevented.
  • [Method of Manufacturing Flexible Printed Circuit Board]
  • The flexible printed circuit board 1 of FIG. 1 can be manufactured by a method of manufacturing a flexible printed circuit board according to one embodiment of the present disclosure.
  • The method of manufacturing a flexible printed circuit board includes: a step of forming a conductive pattern (the front surface conductive pattern 3 and the back surface conductive pattern 4) on the insulating base film 2 (conductive pattern formation step); a step of coating portions of the front surface conductive pattern 3 and the back surface conductive pattern 4 with gold by electroless plating (gold electroless plating step); after the gold electroless plating step, a step of coating different portions of the front surface conductive pattern 3 and the back surface conductive pattern 4 with tin by electroless plating (tin electroless plating step); after the tin electroless plating step, a step of layering the front surface protective layer 5 and the back surface protective layer 6 on portions of the front surface conductive pattern 3 and the back surface conductive pattern 4 that are not covered with gold or tin (protective layer layering step); and a step of eutectic bonding the terminals of the IC chip 14 to the front surface conductive pattern 3 coated with tin (eutectic bonding step).
  • (Conduction Pattern Formation Step)
  • In the conductive pattern formation step, the front surface conductive pattern 3 and the back surface conductive pattern 4 are formed on the front and back of the base film 1 by a known method such as a subtractive method or a semi-additive method, for example.
  • In a typical subtractive method, a metal layer is layered on the front and back surfaces of the base film 2 by, for example, adhesion of a metal foil, deposition of a metal, sintering of metal fine particles, metal plating, or the like, and a resist pattern is formed over a portion corresponding to a front surface conductive pattern 3 and a desired back surface conductive pattern 4 of the metal layer and etched to form the front surface conductive pattern 3 and the back surface conductive pattern 4. Also, in a semi-additive method, a thin seed layer is formed on the front and back surfaces of the base film 2 by, for example, vapor deposition of a metal, sintering of fine metal particles, electroless metal plating, or the like, a resist pattern opening at a portion corresponding to a desired front surface conductive pattern 3 and a desired back surface conductive pattern 4 is formed on the surface of the seed layer, and the front surface conductive pattern 3 and the back surface conductive pattern 4 are formed by electroplating the seed layer exposed in the opening of the resist pattern.
  • (Gold Electroless Plating Step)
  • The gold electroless plating step can include a step of forming a resist pattern covering portions other than the portions to be coated with the gold coating layers 7 and 11 of the front surface conductive pattern 3 and the back surface conductive pattern 4, a step of immersing an intermediate product of the flexible printed circuit board on which the resist pattern is formed in an electroless gold plating solution, and a step of peeling off the resist pattern.
  • (Tin Electroless Plating Step)
  • The tin electroless plating step can include a step of forming a resist pattern covering a portion other than a portion to be coated with the ting coating layer 9 of the front surface conductive pattern 3 and the back surface conductive pattern 4, a step of immersing an intermediate product of the flexible printed circuit board 1 on which the resist pattern is formed in an electroless tin plating solution, and a step of peeling off the resist pattern. Also, the tin electroless plating step can include a step of heat-treating the intermediate product of the flexible printed circuit board 1 for suppressing generation of whiskers in the tin coating layer 9.
  • The heat treatment temperature of the heat treatment step can be, for example, greater than or equal to 100° C. and less than or equal to 140° C. Also, the heat treatment time of the heat treatment step can be, for example, greater than or equal to one hour and less than or equal to three hours. It should be noted that in case in which a heat treatment is performed under the above described heat treatment conditions, the average thickness of one or more second areas 19 from the outer surface of the tin coating layer 9 is decreased in a range of approximately 0.1 μm or more and 0.4 μm or less. Therefore, in the step of immersing in the electroless tin plating solution, the immersion time is adjusted so as to form the tin plating layer 9 having a thickness in consideration of the decreased amount in advance.
  • (Protective Layer Layering Step)
  • The protective layer layering step uses a known method to layer, for example, a coverlay, solder resist, or the like.
  • (Eutectic Bonding Step)
  • In the eutectic bonding step, the terminals of the IC chip 14 are connected by eutectic bonding to the lands 17 for IC chip mounting of the second conductive pattern 10. This eutectic bonding can be accomplished by thermal compression bonding.
  • The lower limit of the temperature of the thermal compression bonding is preferably 250° C. and is more preferably 270° C. On the other hand, the upper limit of the temperature of the thermal compression bonding is preferably 500° C. and is more preferably and 470° C. In a case in which the temperature of the thermal compression bonding is less than the lower limit, the bonding strength of the terminals of the IC chip 14 to the lands 17 for IC chip mounting may be insufficient. Conversely, in a case in which the temperature of the thermal compression bonding the upper limit, the flexible printed circuit board 1 may be deteriorated by heat.
  • The lower limit of the pressure of the thermal compression bonding is preferably 2 MPaG and is more preferably 5 MPaG. On the other hand, the upper limit of the pressure of the thermal compression bonding is preferably 50 MPaG and is more preferably 30 MPaG. In a case in which the pressure of the thermal compression bonding is less than the lower limit, the bonding strength of the terminals of the IC chip 14 to the lands 17 for IC chip mounting may be insufficient. Conversely, in a case in which the pressure of the thermal compression bonding exceeds the upper limit, the flexible printed circuit board 1 may deteriorate.
  • The lower limit of the time of the thermal compression bonding is preferably 0.2 seconds and is more preferably 0.4 seconds. On the other hand, the upper limit of the time of the thermal compression bonding is preferably 20 seconds and is more preferably 10 seconds. In a case in which the time of the thermal compression bonding is less than the lower limit, the bonding strength of the terminals of the IC chip 14 to the lands 17 for IC chip mounting may be insufficient. Conversely, in a case in which the time of the thermal compression bonding exceeds the upper limit, the production efficiency of the flexible printed circuit board 1 may decrease or the flexible printed circuit board 1 may be deteriorated by heat.
  • According to the method of manufacturing the flexible printed circuit board 1, as described above, it is possible to manufacture the flexible printed circuit board 1 that can be easily, reliably, and electrically connected to another circuit or IC chip.
    • Second Embodiment
  • FIG. 6 and FIG. 7 illustrate a flexible printed circuit board 1 a according to an embodiment different from that of FIG. 1 of the present disclosure. The flexible printed circuit board 1 a further includes an insulating base film 2 a, a front surface conductive pattern 3 a that is layered on the front surface side of the base film 2 a, and a front surface protective layer 5 a that partially covers the front surface conductive pattern 3 a.
  • The configuration of the base film 2 a, the front surface conductive pattern 3 a, and the front surface protective layer 5 a in the flexible printed circuit board 1 a of FIG. 6 can be similar to the configuration of the base film 2, the front surface conductive pattern 3, and the front surface protective layer 5 in the flexible printed circuit board 1 of FIG. 1, except that the planar shapes are different. Therefore, with respect to the flexible printed circuit board 1 a in FIG. 6, the same constituents as those in the flexible printed circuit board 1 in FIG. 1 are referred to by the same numerals and repetitive descriptions are omitted.
  • The front surface conductive pattern 3 a includes a front surface first conductive pattern 8 a that is coated by a gold coating layer 7 and includes a second conductive pattern 10 that is coated by a tin coating layer 9.
  • The front surface first conductive pattern 8 a and the second conductive pattern 10 are present at portions that are exposed from the front surface protective layer 5 a. In other words, at the front surface conductive pattern 3 a, the gold coating layer 7 or the tin coating layer 9 is layered at the portion that is exposed from the front surface protective layer 5 a. On the other hand, at the portion that is coated with the front surface protective layer 5 a of the front surface conductive pattern 3 a, the gold coating layer 7 and the tin coating layer 9 may not be layered.
  • Also, the flexible printed circuit board 1 a includes the IC chip 14 and an electronic component 20 that are mounted on the front surface conductive pattern 3 a.
  • (First Conductive Pattern)
  • The front surface first conductive pattern 8 a includes the narrow pitch connection portion 15 in which a plurality of terminals are arranged at a constant pitch and lands 21 for electronic component mounting having a planar shape and arrangement corresponding to the terminals of the electronic component 20.
  • For example, the narrow pitch connection portion 15 is connected to terminals of other devices, such as a display panel. Also, the flexible printed circuit board 1 a constitutes a main circuit that controls another device such as a display panel that is connected to the narrow pitch connection portion 15 by connecting the terminals of the electronic component 20 to the lands for electronic component mounting.
  • (Second Conductive Pattern)
  • The second conductive pattern 10 includes lands 17 for IC chip mounting having a planar shape and arrangement corresponding to the terminals of the IC chip 14. By connecting the terminals of the IC chip 14 to the lands 17 for IC chip mounting, the IC chip 14 is connected to the circuit of the flexible printed circuit board 1 a.
    • Other Embodiments
  • The embodiments disclosed above should be considered exemplary in all respects and not limiting. The scope of the present invention is not limited to configurations of the above described embodiments, but is indicated by claims and is intended to include all changes within the meaning and scope of equivalence with the claims.
  • In the flexible printed circuit board, the first conductive pattern may be coated with nickel or an anti-rust material (coated with a nickel coating layer or an anti-rust coating layer) instead of gold.
  • It should be noted that the anti-rust coating layer can be formed by applying a commercially available anti-rust material.
  • In the flexible printed circuit board, the second conductive pattern may be coated with solder (coated with a solder coating layer) instead of tin.
  • In the flexible printed circuit board, a second conductive pattern may be formed on both sides of the base film. Also, the second conductive pattern may include a wide pitch connection portion. In this case, the IC chip is connected to the second conductive pattern by solder.
  • The flexible printed circuit board may be a one-sided circuit board without a second conductive pattern, or may be a multi-layered circuit board including a plurality of base films and an additional conductive pattern that is layered between the base films.
  • On the flexible printed circuit board, an IC chip may not be mounted on the lands for IC chip mounting.
  • For the flexible printed circuit board, a surface protective layer and a back surface protective layer are not essential.
  • In the method of manufacturing a flexible printed circuit board, a gold coating layer (or a nickel coating layer) and a tin coating layer (or a solder coating layer) may be formed by electrolytic plating (electroplating) or other methods.
    • DESCRIPTION OF THE REFERENCE NUMERALS
    • 1, 1 a: flexible printed circuit board
    • 2, 2 a: base film
    • 3, 3 a: front surface conductive pattern
    • 4: back surface conductive pattern
    • 5, 5 a: front surface protective layer
    • 6: back surface protective Layer
    • 7: gold Coating Layer
    • 8: front surface first conductive pattern
    • 8 a: first conductive pattern
    • 9: tin coating layer
    • 10: second conductive pattern
    • 11: gold coating layer
    • 12: back surface first conductive pattern
    • 13: through hole
    • 14: IC chip
    • 15: narrow pitch connection portion
    • 16: wide pitch connection portion
    • 17: lands for IC chip mounting
    • 18: first area
    • 19: second area
    • 20: electronic component
    • 21: lands for electric component mounting
    • DP: display panel
    • MPC: main printed circuit board

Claims (10)

1. A flexible printed circuit board comprising:
an insulating base film;
a first conductive pattern that is layered on the base film and that is coated with gold, nickel, or an anti-rust material; and
a second conductive pattern that is layered on the base film and that is coated with tin or solder.
2. The flexible printed circuit board of claim 1, wherein the second conductive pattern includes lands for IC chip mounting.
3. The flexible printed circuit board according to claim 1, wherein the first conductive pattern includes a narrow pitch connection portion where a plurality of terminals are arranged and formed with an average width of 15 μm or less and at an average interval of 15 μm or less.
4. The flexible printed circuit board according to claim 1, wherein the first conductive pattern includes a wide pitch connection portion where a plurality of terminals are arranged and formed with an average width of 20 μm or more and at an average interval of 20 μm or more.
5. The flexible printed circuit board according to claim 1,
wherein the second conductive pattern is coated with tin,
wherein a layer coated with tin includes, on its outer surface, one or more first areas formed by an alloy of a metal and tin forming the second conductive pattern and one or more second areas formed by unalloyed tin, and
wherein a total occupying area percentage of the one or more first areas in the outer surface of the layer coated with tin is greater than or equal to 2% and less than or equal to 90%.
6. The flexible printed circuit board according to claim 5, wherein an average thickness of the second areas is greater than or equal to 0.05 μm and less than or equal to 0.4 μm.
7. A method of manufacturing a flexible printed circuit board comprising:
forming a conductive pattern on an insulating base film;
coating a portion of the conductive pattern with gold, nickel, or an anti-rust material; and
after the coating, coating another portion of the conductive pattern with tin or solder.
8. The method of manufacturing a flexible printed circuit board according to claim 7,
wherein coating with the gold or nickel is performed by electroless plating, and
wherein coating with the tin or solder is performed by electroless plating.
9. The method of manufacturing a flexible printed circuit board according to claim 7,
wherein the portion of the conductive pattern that is coated with tin or solder includes lands for IC chip mounting, and
wherein the method further includes eutectic bonding terminals of an IC chip to the lands for IC chip mounting.
10. The method of manufacturing a flexible printed circuit board according to claim 9, wherein in the eutectic bonding, by thermal compression bonding at a temperature of 250° C. or more and 500° C. or less and at a pressure of 2 MPaG or more and 50 MPaG or less, eutectic bonding is performed.
US16/763,338 2017-11-27 2018-11-23 Flexible printed circuit board and method of manufacturing flexible printed circuit board Abandoned US20200335429A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2017226635 2017-11-27
JP2017-226635 2017-11-27
PCT/JP2018/043298 WO2019103132A1 (en) 2017-11-27 2018-11-23 Flexible printed wiring board and method for producing flexible printed wiring board

Publications (1)

Publication Number Publication Date
US20200335429A1 true US20200335429A1 (en) 2020-10-22

Family

ID=66631996

Family Applications (1)

Application Number Title Priority Date Filing Date
US16/763,338 Abandoned US20200335429A1 (en) 2017-11-27 2018-11-23 Flexible printed circuit board and method of manufacturing flexible printed circuit board

Country Status (4)

Country Link
US (1) US20200335429A1 (en)
JP (1) JPWO2019103132A1 (en)
CN (1) CN111418272B (en)
WO (1) WO2019103132A1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113966098A (en) * 2021-10-27 2022-01-21 西安微电子技术研究所 Hot air leveling processing device and method for TMM microwave dielectric plate
US11406017B2 (en) * 2019-04-15 2022-08-02 Wuhan China Star Optoelectronics Technology Co., Ltd. Flexible printed circuit board, display panel, and display device
US20220246811A1 (en) * 2021-02-03 2022-08-04 Chengdu Boe Optoelectronics Technology Co., Ltd. Display module, manufacturing method thereof, and display device
US20230055647A1 (en) * 2021-08-20 2023-02-23 Apple Inc. Right Angle Sidewall and Button Interconnects for Molded SiPs
US11698695B2 (en) * 2019-06-27 2023-07-11 Chengdu Boe Optoelectronics Technology Co., Ltd. Chip on flex, touch assembly, and display device

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20220064598A (en) * 2020-11-12 2022-05-19 엘지이노텍 주식회사 Flexible printed circuit board, cof module and electronic device comprising the same

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6453427A (en) * 1986-09-25 1989-03-01 Toshiba Corp Bonding process
JPH10302867A (en) * 1997-04-28 1998-11-13 Harness Sogo Gijutsu Kenkyusho:Kk Manufacture of connection terminal of fitting type
JP3977072B2 (en) * 2001-12-14 2007-09-19 シャープ株式会社 Wiring board, semiconductor device, and manufacturing method thereof
JP2004103706A (en) * 2002-09-06 2004-04-02 Hitachi Cable Ltd Tape carrier for semiconductor devices, and its manufacturing method
KR100598032B1 (en) * 2003-12-03 2006-07-07 삼성전자주식회사 Tape circuit substrate, semiconductor chip package using thereof, and Display Panel Assembly using thereof
JP4228234B2 (en) * 2004-07-08 2009-02-25 株式会社フジクラ Flexible printed circuit board terminal or flexible flat cable terminal
US20090044967A1 (en) * 2006-03-14 2009-02-19 Sharp Kabushiki Kaisha Circuit board, electronic circuit device, and display device
JP2009188486A (en) * 2008-02-04 2009-08-20 Seiko Epson Corp Display device and display method
JP2009267109A (en) * 2008-04-25 2009-11-12 Mitsui Mining & Smelting Co Ltd Flexible wiring board, flexible semiconductor device and liquid crystal display apparatus
JP2010179336A (en) * 2009-02-05 2010-08-19 Toyota Central R&D Labs Inc Joint product, semiconductor module, and method for manufacturing the joint product
JP5281526B2 (en) * 2009-09-17 2013-09-04 日立電線株式会社 Printed wiring board and manufacturing method thereof
CN102763149A (en) * 2010-02-23 2012-10-31 松下电器产业株式会社 Image display device
JP2011199090A (en) * 2010-03-23 2011-10-06 Shindo Denshi Kogyo Kk Method of manufacturing flexible printed wiring board, method of manufacturing semiconductor device, method of manufacturing display device, flexible printed wiring board, semiconductor device, and display device
KR20130041645A (en) * 2011-10-17 2013-04-25 삼성전기주식회사 Printed circuit board
WO2013108599A1 (en) * 2012-01-17 2013-07-25 パナソニック株式会社 Wiring substrate and production method therefor
TW201630143A (en) * 2015-02-06 2016-08-16 Ili Technology Corp Flexible substrate semiconductor package device having heat dissipation structure

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11406017B2 (en) * 2019-04-15 2022-08-02 Wuhan China Star Optoelectronics Technology Co., Ltd. Flexible printed circuit board, display panel, and display device
US11698695B2 (en) * 2019-06-27 2023-07-11 Chengdu Boe Optoelectronics Technology Co., Ltd. Chip on flex, touch assembly, and display device
US20220246811A1 (en) * 2021-02-03 2022-08-04 Chengdu Boe Optoelectronics Technology Co., Ltd. Display module, manufacturing method thereof, and display device
US20230055647A1 (en) * 2021-08-20 2023-02-23 Apple Inc. Right Angle Sidewall and Button Interconnects for Molded SiPs
US11765838B2 (en) * 2021-08-20 2023-09-19 Apple Inc. Right angle sidewall and button interconnects for molded SiPs
CN113966098A (en) * 2021-10-27 2022-01-21 西安微电子技术研究所 Hot air leveling processing device and method for TMM microwave dielectric plate

Also Published As

Publication number Publication date
WO2019103132A1 (en) 2019-05-31
CN111418272B (en) 2023-08-29
JPWO2019103132A1 (en) 2020-12-17
CN111418272A (en) 2020-07-14

Similar Documents

Publication Publication Date Title
US20200335429A1 (en) Flexible printed circuit board and method of manufacturing flexible printed circuit board
US4993148A (en) Method of manufacturing a circuit board
US9402307B2 (en) Rigid-flexible substrate and method for manufacturing the same
US20070169960A1 (en) Multilayer stacked wiring board
WO2014132951A1 (en) Reinforcing member for flexible printed wiring substrate, flexible printed wiring substrate, and shield printed wiring substrate
US9668345B2 (en) Multilayer wiring board with metal foil wiring layer, wire wiring layer, and interlayer conduction hole
US10531569B2 (en) Printed circuit board and method of fabricating the same
CN101604675B (en) Circuit board and method of manufacturing the same, and circuit device and method of manufacturing the same
CN108811523B (en) Flexible printed circuit board, method for manufacturing connector, and connector
US6891198B2 (en) Film carrier tape for mounting an electronic part
CN111201842B (en) Printed circuit board and method of manufacturing the same
JP2017175085A (en) Double-sided wiring flexible substrate
US20120122278A1 (en) Method Of Manufacturing Semiconductor Package Board
JP2003133666A (en) Flexible printed board and laminated board therefor
KR100641781B1 (en) FPCB Production Method
CN110521292B (en) Printed circuit board and method for manufacturing the same
JP3726891B2 (en) Mounting structure of film carrier tape for mounting electronic components and manufacturing method of film carrier tape for mounting electronic components
CN108738230B (en) Circuit board structure and manufacturing method thereof
US9673063B2 (en) Terminations
JP3257953B2 (en) Method for manufacturing substrate for hybrid integrated circuit
US20220272836A1 (en) Flexible printed wiring board and battery wiring module
WO2019198652A1 (en) Multilayer-flexible printed wiring board
JP2002033355A (en) Film carrier tape for mounting electronic component
JP2021072369A (en) Semiconductor package and method for manufacturing the same
JP2000299550A (en) Wiring board and manufacture thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: SUMITOMO ELECTRIC PRINTED CIRCUITS, INC., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:OKAUE, JUNICHI;OKADA, HISAO;REEL/FRAME:052636/0780

Effective date: 20200415

STPP Information on status: patent application and granting procedure in general

Free format text: APPLICATION DISPATCHED FROM PREEXAM, NOT YET DOCKETED

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION