US20200273855A1 - Trench diode and power semiconductor device including the same - Google Patents
Trench diode and power semiconductor device including the same Download PDFInfo
- Publication number
- US20200273855A1 US20200273855A1 US16/871,237 US202016871237A US2020273855A1 US 20200273855 A1 US20200273855 A1 US 20200273855A1 US 202016871237 A US202016871237 A US 202016871237A US 2020273855 A1 US2020273855 A1 US 2020273855A1
- Authority
- US
- United States
- Prior art keywords
- trench
- diode
- semiconductor material
- layer
- conductivity type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 106
- 239000000463 material Substances 0.000 claims abstract description 98
- 239000000758 substrate Substances 0.000 claims abstract description 56
- 230000002093 peripheral effect Effects 0.000 claims abstract description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 75
- 229920005591 polysilicon Polymers 0.000 claims description 75
- 230000005669 field effect Effects 0.000 claims description 2
- 229910044991 metal oxide Inorganic materials 0.000 claims description 2
- 150000004706 metal oxides Chemical class 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 136
- 239000012535 impurity Substances 0.000 description 57
- 238000000034 method Methods 0.000 description 26
- 210000000746 body region Anatomy 0.000 description 16
- 238000002513 implantation Methods 0.000 description 16
- 230000015556 catabolic process Effects 0.000 description 11
- 238000009792 diffusion process Methods 0.000 description 9
- 239000011229 interlayer Substances 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 238000000151 deposition Methods 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 239000011810 insulating material Substances 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 239000004020 conductor Substances 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 238000005137 deposition process Methods 0.000 description 3
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000004557 technical material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0255—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using diodes as protective elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/6609—Diodes
- H01L29/66098—Breakdown diodes
- H01L29/66106—Zener diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66727—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the source electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
- H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
- H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7803—Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device
- H01L29/7808—Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device the other device being a breakdown diode, e.g. Zener diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/866—Zener diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
Definitions
- the present disclosure relates to a trench diode and a power semiconductor device including the trench diode.
- Power semiconductor devices are used in many different industries. Some of these industries, such as telecommunications, computing, and charging systems, are rapidly developing. Those industries would benefit from improved semiconductor device characteristics, including reliability, switching speed, and miniaturization.
- a conventional Zener diode is a surface-formed Zener diode that is formed on a thick insulator over a trench gate of a MOSFET, i.e., after gate polysilicon has been formed in a trench. Therefore, the surface-formed Zener diode needs additional poly deposition and masking implantation after the trench MOSFET formation.
- the conventional surface-formed Zener diode since the conventional surface-formed Zener diode is formed over the trench MOSFETs, the conventional surface-formed Zener diode adds to surface topology, which makes it more difficult to pattern small features during lithography.
- the conventional surface-formed Zener diode due to its added height, also triggers step coverage issues when multiple metal deposition processes are performed.
- Embodiments of the present application relate to a trench diode, a power semiconductor device having the trench diode, where the trench diode is formed in an epi layer when a gate polysilicon (or gate structure) is formed in the epi layer.
- the trench diode is a Zener diode.
- a power semiconductor device includes a source region in an active area, a gate structure in a peripheral area, and a plurality of trench diodes connected in series between the source region and the gate structure.
- Each of the plurality of trench diodes includes a first trench provided in a substrate material, an insulating layer provided over surfaces of the first trench, a first semiconductor material of a first conductivity type provided within the first trench, and a second semiconductor material of a second conductivity type provided within the first trench and disposed over the first semiconductor material in the first trench.
- a Zener trench diode in another embodiment, includes a first trench provided in a substrate material. An insulating layer is provided over surfaces of the first trench. A first semiconductor material of a first conductivity type is provided within the first trench, the first semiconductor material having a doping concentration of at least 1 ⁇ 10 18 . A second semiconductor material of a second conductivity type is provided within the first trench and disposed over the first semiconductor material in the first trench, the second semiconductor material having a doping concentration of at least 1 ⁇ 10 17 .
- FIG. 1A illustrates a power semiconductor device according to an embodiment of the present disclosure.
- FIG. 1B illustrates a power semiconductor device according to another embodiment of the present disclosure.
- FIGS. 2A to 2H illustrate a method of forming a power semiconductor device according to an embodiment of the present disclosure.
- FIG. 3 illustrates a cross-sectional view of trench diodes connected in series according to an embodiment of the present disclosure.
- FIG. 4 is a plan view schematically illustrating a layout of a power semiconductor device according to an embodiment of the present disclosure.
- Embodiments of the present application relate to a trench diode, a power semiconductor device having the trench diode, and a method of forming the same.
- the trench diode e.g., a Zener diode
- a semiconductor material e.g., an epi layer
- the trench diode is formed in the epi layer, the upper surfaces of the trench diode and the gate structure are substantially flushed to the upper surface of the epi layer (or substantially co-planar), thereby eliminating step coverage issues.
- a trench diode is a Zener diode provided as part of a power semiconductor device.
- the trench diode is configured to have a very thin depletion region, e.g., less than 1 ⁇ m, and allow the current to flow both in the forward as well as in the reversed direction.
- the trench diode has a P-N junction defined within a trench in a substrate material.
- the substrate material may include an epi layer.
- An insulating layer is provided over the surfaces of the trench.
- a first semiconductor material of a first conductivity type fills a first portion of the trench, and a second semiconductor material of a second conductivity type fills a second portion of the trench, wherein first semiconductor material and the second semiconductor material define a P-N junction for the trench diode.
- the insulating layer is disposed between the first semiconductor material and the substrate material.
- the trench diode has a breakdown voltage is no more than 6 volts, 5 volts, 4 volts, or 3 volts
- FIG. 1A illustrates a power semiconductor device 100 according to an embodiment of the present disclosure.
- the power semiconductor device 100 is a power metal oxide semiconductor field effect transistor (MOSFET) device having a trench diode.
- MOSFET power metal oxide semiconductor field effect transistor
- the power semiconductor device 100 may be another power semiconductor device such as an insulated gate bipolar transistor (IGBT) device. If the power semiconductor device 100 is an IGBT, it would have an additional P+ substrate or layer, as would be understood by one skilled in the art.
- IGBT insulated gate bipolar transistor
- the power semiconductor device 100 includes a semiconductor substrate 102 , for example, a silicon substrate.
- the substrate 102 may be a substrate including another semiconductor material, such as a group IV semiconductor substrate, a group III-V compound semiconductor substrate, or a group II-VI oxide semiconductor substrate.
- the group IV semiconductor substrate may include a silicon substrate, a germanium substrate, or a silicon-germanium substrate.
- the substrate 102 may also include an epi layer according to implementation.
- An epitaxial layer 104 (or epi layer) is provided over the substrate 102 .
- the epi layer 104 has a first conductivity type.
- the epi layer 104 has a second conductivity type that is opposite to the first conductivity type.
- a plurality gate structures 140 and a trench diode 150 are formed in the epi layer.
- the power semiconductor device 100 is an n-MOSFET. Therefore, the substrate 102 is an N+ type doped substrate, and the epi layer 104 is a lightly n-doped epitaxial layer, i.e., an N ⁇ type doped epitaxial layer.
- the power semiconductor device 100 may be a p-MOSFET, having layers of opposite conductivity type to those of the n-MOSFET based power semiconductor device.
- a P+ type doped substrate would be used as the substrate 102
- a P ⁇ type doped epitaxial layer would be used as the epi layer 104 .
- the epi layer 104 has a plurality of gate trenches and one or more diode trenches (only one is shown in FIG. 1A for illustrative convenience).
- the diode trench is disposed between the gate trenches and has a width greater than widths of the gate trenches.
- the diode trench 150 e.g., an opening of the diode trench 150
- the diode trench is at least 2.5 times wider than the gate trench 140 (e.g., an opening of the gate trench 140 ).
- the diode trench is at least 3.0 times or 3.5 times wider than the gate trench depending on implementation.
- the width of the diode trench is configured to be substantially larger than the gate trench, so that the same semiconductor material can be used to form the gate structures and the trench diode, as will be explained below.
- the sizes of the trench widths and the deposition thickness of the semiconductor material may be adjusted according to implementation.
- the diode trench has a first material layer 112 , a second material layer 114 - 1 , and a third material layer 114 - 2 .
- the first material layer 112 is disposed along the bottom and side surfaces of the diode trench and includes a first semiconductor material, e.g., a first polysilicon material.
- the first polysilicon material has the first conductivity type, e.g., the N type conductivity.
- the first material layer 112 has a doping concentration of at least 1 ⁇ 10 18 /cm 3 (e.g., 5 ⁇ 10 18 /cm 3 or higher).
- the second material layer 114 - 1 is disposed on the first material layer 112 and includes a second semiconductor material, e.g., a second polysilicon material.
- the second polysilicon material has the second conductivity type, e.g., the P type conductivity.
- the second material layer 114 - 1 has a doping concentration of about 1 ⁇ 10 17 /cm 3 to about 1 ⁇ 10 18 /cm 3 .
- the third material layer 114 - 2 is disposed on the second material layer 114 - 1 and includes a highly doped material having the second conductivity type. In an embodiment, the third material layer 114 - 2 has a doping concentration of about 1 ⁇ 10 17 /cm 3 to about 1 ⁇ 10 18 /cm 3 .
- the second material layer 114 - 1 and the third material layer 114 - 2 have the same conductivity type; however, the doping concentration of impurities in the third material layer 114 - 2 is higher than the doping concentration of impurities in the second material layer 114 - 1 .
- the first to third material layers 112 , 114 - 1 , and 114 - 2 filling the diode trench form a trench diode 150 .
- the third material layer 114 - 2 is used to provide additional impurities to increase the doping concentration of the trench diode 150 to address any leakage problem and/or diffusion issue.
- the trench diode 150 is a Zener diode having a highly doped P-N junction in the diode trench and is configured to have a depletion region of less than 1 ⁇ m, allowing the current to flow in the forward and also in the reversed direction.
- the trench diode 150 is disposed between a gate structure 140 in an active area ‘A’ and a gate structure 140 in an ESD area ‘E’ (e.g., a peripheral area) when the trench diode 150 is used as an ESD diode.
- the active area A represents an area in which MOSFETs are formed
- the ESD area E represents an area in which ESD related components such as the trench diode 150 are formed.
- the ESD area (or the peripheral area) is provided in a dummy region of the power device.
- An insulating layer 110 lines bottom and side surfaces of each of the gate trenches and the diode trench.
- the insulating layer 110 is formed after the gate trenches and the diode trench have been formed and before the gate trenches and the diode trench are filled with the first and second polysilicon materials.
- the insulating layer 110 is disposed between the gate structures 140 and the epi layer 104 and between the first material layer 112 of the trench diode 150 and the epi layer 104 .
- the insulating layer 110 includes an LOCOS (localized oxidation of silicon) oxide.
- the insulating layer 110 is formed by depositing an insulating material along a profile of a resultant structure including the gate trenches and the diode trench.
- the insulating layer 110 is provided with a sufficient thickness to avoid a breakdown between the trench diode 150 and the substrate 102 .
- Body regions (or well regions) 118 of MOSFETs are provided in the epi layer 104 .
- the gate trenches and the diode trench extend through the body regions 118 .
- the body regions 118 have the second conductivity type, e.g., the P type conductivity.
- impurities having the second conductivity type are implanted into the epi layer 104 to form the body regions 118 in the epi layer 104 .
- High impurity regions 120 are disposed in the upper regions of the body regions 118 .
- the high impurity regions 120 serve as source regions of an n-MOSFET.
- the high impurity regions 120 include a material having the first conductivity type, and thus the high impurity regions 120 are N+ impurity regions.
- the high impurity regions 120 are formed using an Arsenic implantation and diffusion process.
- a source electrode 126 A connects the trench diode 150 and a body region (or source region) 130 in the active area A
- a gate electrode 126 B connects the trench diode 150 and the gate structure 140 in the ESD area E.
- the source electrode 126 A serves as a cathode of the trench diode 150
- the gate electrode 126 B serves as an anode of the trench diode 150
- the source electrode 126 A and the gate electrode 126 B include a conductive material such as aluminum.
- a drain electrode 126 C is provided over the substrate 102 on the opposing side of the source electrode 126 A.
- An interlayer insulating layer 110 - 1 is provided between the source and gate electrodes 126 A and 126 B and the underlying structure including, for example, the gate structures 140 and the trench diode 150 .
- FIG. 1B illustrates a power semiconductor device 100 - 1 having a trench diode 150 A according to another embodiment of the present disclosure.
- a source electrode is provided over a first side of the substrate, and a drain electrode is provided over a second side (or opposing side) of the substrate.
- the trench diode 150 A includes a first material layer 112 A and a second material layer 114 A.
- the trench diode 150 A does not include a third material layer, unlike the trench diode 150 shown in FIG. 1A .
- the first material layer partially 112 A fills a portion of a diode trench, and the second material layer 114 A fills the remaining portion of the diode trench.
- the trench diode 150 A may be a Zener diode having a depletion region of no more than 1 ⁇ m.
- the trench diode has a breakdown voltage is no more than 6 volts, 5 volts, 4 volts, or 3 volts according to implementation.
- FIGS. 2A to 2H illustrate a method for forming a power semiconductor device 200 according to an embodiment of the present disclosure.
- the power semiconductor device 200 is an n-MOSFET.
- the substrate material may include a semiconductor substrate 202 and a semiconductor layer 204 .
- the substrate 202 is silicon.
- the substrate 202 may be a substrate including any of other semiconductor materials, e.g., a group IV semiconductor substrate, a group III-V compound semiconductor substrate, or a group II-VI oxide semiconductor substrate.
- the group IV semiconductor substrate may include a silicon substrate, a germanium substrate, or a silicon-germanium substrate.
- the substrate 202 may be a highly doped layer having N type conductivity, e.g., an N++ doped substrate.
- the substrate 202 may also include an epi layer according to implementation.
- the semiconductor layer 204 is an epi layer grown over the substrate 202 and provided with N type impurities to convert the epi layer into the N type conductivity.
- the N type impurities are implanted into the epi layer and annealed to facilitate the diffusion of the N type impurities.
- the semiconductor layer 204 may be provided with the N type impurities while it is being formed, and thus the implantation step may be skipped.
- the trenches formed include gate trenches for gate structures and a diode trench 208 for a trench diode.
- FIG. 2A shows the gate trenches that include first and second gate trenches 206 A and 206 B formed in an active area and a third gate trench 206 C formed in an ESD area.
- the diode trench 208 is formed in the ESD area between the second gate trench 206 B and the third gate trench 206 C.
- a width of the diode trench 208 is greater than widths of the gate trenches 206 A to 206 C.
- the diode trench 208 is at least 2.5 times wider than the gate trenches 206 A to 206 C.
- the diode trench 208 e.g., an opening of the diode trench
- the diode trench 208 is at least 3.0 times or 3.5 times wider than the gate trenches 206 A to 206 C (e.g., an opening of the gate trench) depending on implementation.
- the diode trench 208 is used as an ESD trench diode.
- embodiments are not limited thereto.
- the diode trench 208 is part of a trench diode used for a clamping function or for a temperature sensing function.
- an insulating layer 210 is formed along exposed surfaces of a resultant structure that includes the gate trenches 206 A to 206 C and the diode trench 208 .
- the insulating layer 210 may include an LOCOS oxide that is formed by oxidizing exposed surface portions of the N type epi layer 204 in which the gate trenches 206 A to 206 C and the diode trench 208 are formed.
- the insulating layer 210 is formed by depositing an insulating material along the exposed surfaces of the resultant structure of FIG. 2A .
- a thickness of the insulating layer 210 may be determined by considering a breakdown voltage (BV) of the n-MOSFET. In an embodiment, the thickness of the insulating layer 210 is in a range of 180 angstroms to 300 angstroms when the BV of the n-MOSFET is in a range of 10 V to 30 V. In another embodiment, the thickness of the insulating layer 210 is in a range of 500 angstroms to 1500 angstroms when the BV of the n-MOSFET is in a range of 40 V to 150 V.
- BV breakdown voltage
- a first conductive layer e.g., a first polysilicon layer 212
- the first polysilicon layer 212 may have a doping centration of about 5 ⁇ 10 18 /cm 3 to about 1 ⁇ 10 20 /cm 3 .
- the first polysilicon layer 212 fully fills the gate trenches 206 A to 206 C and partially fills the diode trench 208 (or fills a first portion of the diode trench 208 ).
- the first polysilicon layer 212 is deposited along a profile of the diode trench 208 while leaving a second portion of trench body 208 - 1 unfilled.
- the first polysilicon layer 212 is deposited to a given thickness that is sufficient to completely fill the gate trenches 206 A to 206 C but not the diode trench 208 . That is, the opening of the diode trench is entirely plugged with the first semiconductor material, and a portion of the opening of the gate trench remains open.
- the first polysilicon layer 212 corresponds to a polysilicon layer for forming a gate poly (or a gate structure).
- the first polysilicon layer 212 has the N type conductivity.
- a deposition thickness of the first polysilicon layer 212 may be changed according to implementation, e.g., depending on the widths of the gate trenches 206 A to 206 C and the diode trench 208 .
- the first portion of the diode trench 208 that is filled with the first polysilicon layer 212 may correspond to around 30% to around 50% of the width of the diode trench 208 .
- a second conductive layer e.g., a second polysilicon layer 214
- a second polysilicon layer 214 is deposited over the first polysilicon layer 212 to fill the second portion of the diode trench body 208 - 1 that remains unfilled by the first polysilicon layer 212 .
- a conductive type of the second polysilicon layer 214 is opposite to that of the first polysilicon layer 212 , so that the diode trench 208 would have a P-N junction therein.
- the second polysilicon layer 214 has the P type conductivity, and fully fills the remaining diode trench portion 208 - 1 .
- the second polysilicon layer 214 may have a doping centration of about 1 ⁇ 10 17 /cm 3 to about 1 ⁇ 10 18 /cm 3 .
- the second polysilicon layer 214 partially fills the second portion of the diode trench body 208 - 1 .
- the diode trench 208 is provided with one or more additional materials to fully fill the diode trench.
- a third conductive layer is provided or deposited to fully fill the remaining portion (e.g., a third portion) of the diode trench body 208 - 1 .
- a planarization process is performed on the first polysilicon layer 212 and the second polysilicon layer 214 filling the trenches and covering the insulating layer 210 until the insulating layer 210 is exposed.
- the resulting upper surfaces of the first polysilicon layer 212 and the second poly silicon layer 214 are substantially co-planar to each other.
- the planarization process includes a chemical mechanical polishing (CMP) process.
- the planarization process may also include an etch back process and, e.g., the CMP is performed after the etch back process.
- gate regions 212 A to 212 C and a diode region 216 are formed.
- the gate regions 206 A to 206 C are filled with the first polysilicon layer 212
- the diode region 216 includes a first polysilicon portion 212 - 1 and a second polysilicon portion 214 - 1 .
- the first polysilicon portion 212 - 1 includes the first polysilicon layer 212
- the second polysilicon portion 214 - 1 includes the second polysilicon layer 214 .
- the first polysilicon portion 212 - 1 is disposed between the insulating layer 210 and the second polysilicon portion 214 - 1 .
- an implantation process (or body implantation process) is performed to form body regions (wells) 218 in portions of the N type epi layer 204 that are disposed between the gate regions 212 A to 212 C and the diode region 216 in a lateral direction parallel to a top surface of the substrate 202 .
- P type impurities are implanted into the portions of the N type epi layer 204 to form the body regions 218 in the N type epi layer 204 , each of the body regions 218 being arranged alternately with each of the gate regions 212 A to 212 C and the diode region 216 in the lateral direction.
- a body block mask may be used to form the body regions 218 .
- the gate regions 212 A to 212 C and the first polysilicon portion 212 - 1 of the diode region 216 are covered by the body block mask to prevent the first polysilicon layer 212 filling the gate regions 212 A to 212 C and the first polysilicon portion 212 - 1 of the diode region 216 from being implanted with the P type impurities.
- the implantation process above may also be used to form an impurity doped portion 214 - 2 that is formed within the second polysilicon portion 214 - 1 to increase the doping concentration of the second polysilicon portion 214 - 1 . That is, the implantation process used to form the body regions 218 in the epi layer 204 is additionally used to form the impurity doped portion 214 - 2 in the second polysilicon portion 214 - 1 of the diode region 216 .
- the P type impurities implanted into the N type epi layer 204 and the second polysilicon portion 214 - 1 of the diode region 216 may be driven in by diffusion after the implantation. Annealing may be used to facilitate the diffusion of impurities.
- the implantation and the subsequent diffusion steps are controlled so that the second polysilicon portion 214 - 1 is provided with the impurity doped portion 214 - 2 and a remaining second polysilicon portion 214 - 1 A.
- the impurity doped portion 214 - 2 has a doping concentration of about 1 ⁇ 10 17 /cm 3 to about 1 ⁇ 10 18 /cm 3 .
- the doping concentration of impurities in the impurity doped portion 214 - 2 is higher than the doping concentration of impurities in the second polysilicon layer 214 .
- a trench diode 250 is formed after the implantation process.
- the trench diode 250 includes the first polysilicon portion 212 - 1 , the remaining second polysilicon portion 214 - 1 A, and the impurity doped portion 214 - 2 .
- the remaining second polysilicon portion 214 - 1 A represents the remaining portion of the second polysilicon portion 214 - 1 after the body implantation is performed on the second polysilicon portion 214 - 1 .
- the trench diode 250 has a P-N junction formed by the first polysilicon portion 212 - 1 and the remaining second polysilicon portion 214 - 1 A and impurity doped portion 214 - 2 . Since the P type impurities are implanted into the second polysilicon portion 214 - 1 having the P type conductivity, the impurity doped portion 214 - 2 is relatively highly doped with the P type impurities.
- the impurity doped portion 214 - 2 may be a P+ impurity region.
- the impurity doped portion 214 - 2 may be formed to provide the trench diode with more impurities to minimize the leakage problem or address the diffusion issue, or both.
- the body block mask when the body implantation process is performed, may also cover the second polysilicon portion 214 - 1 to be prevented from being implanted with the P type impurities.
- the trench diode 250 may be formed with only the first polysilicon portion 212 - 1 and the second polysilicon portion 214 - 1 without including the impurity doped portion 214 - 2 , as illustrated in FIG. 1B .
- the formation of the impurity doped portion 214 - 2 may be skipped if the power device works well without a leakage problem and/or diffusion issue.
- the P type impurities are implanted into a part of the second polysilicon portion 214 - 1 .
- the P type impurities may be implanted and diffused into almost all parts of the second polysilicon portion 214 - 1 , and thus almost all parts of the second polysilicon portion 214 - 1 may be converted into the impurity doped portion 214 - 2 .
- a breakdown voltage of the trench diode 250 is controlled by adjusting a doping concentration of the P type impurities.
- the breakdown voltage of the trench diode 250 decreases as the doping concentration increases.
- the doping concentration is in a range of 1 ⁇ 10 17 /cm 3 to 1 ⁇ 10 18 /cm 3 when the breakdown voltage is in a range of 3 V to 6 V.
- high impurity regions 220 are formed in upper portions of the body regions 218 below the insulating layer 210 .
- the high impurity regions 220 include a material having the N type conductivity, and thus the high impurity regions 220 are N+ impurity regions.
- the high impurity regions 220 are formed by an Arsenic implantation and diffusion process. In the process of forming the high impurity regions 220 , the gate areas 212 A to 212 C and the trench diode 250 may be covered by a mask and be prevented from being implanted with the N type impurities during the implantation process.
- the high impurity regions 220 serve as source regions in an embodiment.
- an insulating material is deposited on a resultant structure of FIG. 2F after forming the high impurity regions 220 , thereby forming an interlayer insulating layer 210 - 1 .
- the insulating material may be the same material included in the insulating layer 210 .
- contact holes 222 A, 222 B, 222 C, and 222 D are formed in the body region 218 (or source region 230 ) between the gate areas 212 A and 212 B, the first polysilicon portion 212 - 1 of the trench diode 250 , the impurity doped portion 214 - 2 of the trench diode 250 , and the gate region 212 C (or gate structure 240 ) in the ESD area, respectively.
- the contact holes 222 A, 222 B, 222 C, and 222 D are formed by etching the interlayer insulating layer 210 - 1 and underlying layers of the interlayer insulating layer 210 - 1 , such as the high impurity region 220 , the first polysilicon portion 212 - 1 of the trench diode 250 , and the impurity doped portion 214 - 2 of the trench diode 250 , and the first polysilicon layer 212 in the gate region 212 C.
- the contact hole 222 A is formed to expose the body region 218 (or source region 230 ) by etching the high impurity region 220 .
- junction layer 224 has the P type conductivity and has a higher impurity doping concentration than the body regions 218 to facilitate forming an Ohmic contact between a contact plug and the junction layer 224 .
- metallization is performed on a resultant structure including the contact holes 222 A, 222 B, 222 C, and 222 D to connect the source region 230 in the active area, the trench diode 250 , and the gate structure 212 C in the ESD area.
- a conductive material such as aluminum is deposited into the contact holes 222 A, 222 B, 222 C, and 222 D and over the interlayer insulating layer 210 - 1 , and then the deposited conductive material is patterned.
- a source metal pattern (or source electrode) 226 A connecting contact plugs disposed in the contact holes 222 A and 222 B is formed, and a gate metal pattern (or gate electrode) 226 B connecting contact plugs disposed in the contact holes 222 C and 222 D is formed.
- the trench diode 250 is connected to and disposed between the source region 230 and the gate structure 240 .
- a first end, e.g., a cathode, of the trench diode 250 is connected to the source region 230 through the source electrode 226 A, and a second end, e.g., an anode, of the trench diode 250 is connected to the gate structure 240 through the gate electrode 226 B.
- a drain electrode 226 C is formed over the substrate 202 on the opposing side of the source electrode 226 A.
- the resulting power semiconductor device 200 of FIG. 2H corresponds to the power device 100 in FIG. 1A .
- the power device 200 shown in FIG. 2H may be a power MOSFET, IGBT, or the like according to implementation.
- a trench diode is formed in an epi layer by sequentially performing a first polysilicon deposition process and a second polysilicon deposition process, the first polysilicon deposition process being the same as a process of forming a gate poly (or gate structure). Therefore, it is possible to simplify a manufacturing process of a power semiconductor device including the trench diode, and thus to reduce a process time and cost of the power semiconductor device.
- trench diode is formed in the epi layer together with the gate structure, rather than over the gate structure, planarization can be much easily performed on a structure formed over the trench diode, compared to the conventional surface-formed diode that is constructed on a thick insulator after trench MOSFETs, e.g., gate polys, are formed.
- the trench diode since the trench diode is formed in the epi layer and thus disposed under a thick insulating layer, e.g., an interlayer insulating layer disposed between the trench diode and a metal pattern, the trench diode has robustness to physical damage such as wire bonding.
- FIG. 3 illustrates a cross-sectional view of a plurality of trench diodes connected in series according to an embodiment of the present disclosure.
- the plurality of trench diodes e.g., two trench diodes 350 - 1 and 350 - 2
- a breakdown voltage (BV) of the trench diodes 350 - 1 and 350 - 2 may be additionally controlled by metal connection of the trench diodes 350 - 1 and 350 - 2 serially connected to each other.
- one trench diode has a breakdown voltage of 5 V
- FIG. 4 is a plan view schematically illustrating a layout of a power semiconductor device according to an embodiment of the present disclosure.
- a plurality of trench diodes 450 are disposed between gate structures 412 A in an active area A and a gate structure 412 B in an ESD area E.
- the trench diodes 450 has the same line type as the gate structures 412 A and 412 B.
- the shape of the trench diode 450 may be variously modified according to the shape of the gate structure.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
Description
- The present application is a continuation of and claims priority to U.S. application Ser. No. 16/583,542, filed Sep. 26, 2019, that is a divisional of and claims priority to U.S. application Ser. No. 16/045,411, filed Jul. 25, 2018, now issued as U.S. Pat. No. 10,468,402 on Nov. 5, 2019, the contents of which are incorporated by reference herein for all purposes.
- The present disclosure relates to a trench diode and a power semiconductor device including the trench diode.
- Power semiconductor devices are used in many different industries. Some of these industries, such as telecommunications, computing, and charging systems, are rapidly developing. Those industries would benefit from improved semiconductor device characteristics, including reliability, switching speed, and miniaturization.
- Power semiconductor devices use a Zener diode for electrostatic discharge (ESD) protection or clamping when performing inductive switching. A conventional Zener diode is a surface-formed Zener diode that is formed on a thick insulator over a trench gate of a MOSFET, i.e., after gate polysilicon has been formed in a trench. Therefore, the surface-formed Zener diode needs additional poly deposition and masking implantation after the trench MOSFET formation. In addition, since the conventional surface-formed Zener diode is formed over the trench MOSFETs, the conventional surface-formed Zener diode adds to surface topology, which makes it more difficult to pattern small features during lithography. The conventional surface-formed Zener diode, due to its added height, also triggers step coverage issues when multiple metal deposition processes are performed.
- Embodiments of the present application relate to a trench diode, a power semiconductor device having the trench diode, where the trench diode is formed in an epi layer when a gate polysilicon (or gate structure) is formed in the epi layer. In an embodiment, the trench diode is a Zener diode.
- In an embodiment, a power semiconductor device includes a source region in an active area, a gate structure in a peripheral area, and a plurality of trench diodes connected in series between the source region and the gate structure. Each of the plurality of trench diodes includes a first trench provided in a substrate material, an insulating layer provided over surfaces of the first trench, a first semiconductor material of a first conductivity type provided within the first trench, and a second semiconductor material of a second conductivity type provided within the first trench and disposed over the first semiconductor material in the first trench.
- In another embodiment, a Zener trench diode includes a first trench provided in a substrate material. An insulating layer is provided over surfaces of the first trench. A first semiconductor material of a first conductivity type is provided within the first trench, the first semiconductor material having a doping concentration of at least 1×1018. A second semiconductor material of a second conductivity type is provided within the first trench and disposed over the first semiconductor material in the first trench, the second semiconductor material having a doping concentration of at least 1×1017.
-
FIG. 1A illustrates a power semiconductor device according to an embodiment of the present disclosure. -
FIG. 1B illustrates a power semiconductor device according to another embodiment of the present disclosure. -
FIGS. 2A to 2H illustrate a method of forming a power semiconductor device according to an embodiment of the present disclosure. -
FIG. 3 illustrates a cross-sectional view of trench diodes connected in series according to an embodiment of the present disclosure. -
FIG. 4 is a plan view schematically illustrating a layout of a power semiconductor device according to an embodiment of the present disclosure. - Embodiments of the present application relate to a trench diode, a power semiconductor device having the trench diode, and a method of forming the same. The trench diode, e.g., a Zener diode, is formed in a semiconductor material (e.g., an epi layer) by forming a diode trench in the epi layer when a trench for a gate structure is formed in the epi layer. Since the trench diode is formed in the epi layer, the upper surfaces of the trench diode and the gate structure are substantially flushed to the upper surface of the epi layer (or substantially co-planar), thereby eliminating step coverage issues.
- In an embodiment, a trench diode is a Zener diode provided as part of a power semiconductor device. The trench diode is configured to have a very thin depletion region, e.g., less than 1 μm, and allow the current to flow both in the forward as well as in the reversed direction. The trench diode has a P-N junction defined within a trench in a substrate material. The substrate material may include an epi layer. An insulating layer is provided over the surfaces of the trench. A first semiconductor material of a first conductivity type fills a first portion of the trench, and a second semiconductor material of a second conductivity type fills a second portion of the trench, wherein first semiconductor material and the second semiconductor material define a P-N junction for the trench diode. The insulating layer is disposed between the first semiconductor material and the substrate material. In an embodiment, the trench diode has a breakdown voltage is no more than 6 volts, 5 volts, 4 volts, or 3 volts according to implementation.
- A detailed description of embodiments is provided below along with accompanying figures. The scope of this disclosure is limited only by the claims and encompasses numerous alternatives, modifications and equivalents. Although steps of various processes are presented in a given order, embodiments are not necessarily limited to being performed in the listed order. In some embodiments, certain operations may be performed simultaneously, in an order other than the described order, or not performed at all.
- Numerous specific details are set forth in the following description. These details are provided to promote a thorough understanding of the scope of this disclosure by way of specific examples, and embodiments may be practiced according to the claims without some of these specific details. Accordingly, the specific embodiments of this disclosure are illustrative, and are not intended to be exclusive or limiting. For the purpose of clarity, technical material that is known in the technical fields related to this disclosure has not been described in detail so that the disclosure is not unnecessarily obscured.
-
FIG. 1A illustrates apower semiconductor device 100 according to an embodiment of the present disclosure. In the present embodiment, thepower semiconductor device 100 is a power metal oxide semiconductor field effect transistor (MOSFET) device having a trench diode. In another embodiment, thepower semiconductor device 100 may be another power semiconductor device such as an insulated gate bipolar transistor (IGBT) device. If thepower semiconductor device 100 is an IGBT, it would have an additional P+ substrate or layer, as would be understood by one skilled in the art. - The
power semiconductor device 100 includes asemiconductor substrate 102, for example, a silicon substrate. In other embodiments, thesubstrate 102 may be a substrate including another semiconductor material, such as a group IV semiconductor substrate, a group III-V compound semiconductor substrate, or a group II-VI oxide semiconductor substrate. For example, the group IV semiconductor substrate may include a silicon substrate, a germanium substrate, or a silicon-germanium substrate. Thesubstrate 102 may also include an epi layer according to implementation. - An epitaxial layer 104 (or epi layer) is provided over the
substrate 102. In an embodiment, theepi layer 104 has a first conductivity type. In another embodiment, theepi layer 104 has a second conductivity type that is opposite to the first conductivity type. Aplurality gate structures 140 and atrench diode 150 are formed in the epi layer. - In an embodiment, the
power semiconductor device 100 is an n-MOSFET. Therefore, thesubstrate 102 is an N+ type doped substrate, and theepi layer 104 is a lightly n-doped epitaxial layer, i.e., an N− type doped epitaxial layer. - In another embodiment, the
power semiconductor device 100 may be a p-MOSFET, having layers of opposite conductivity type to those of the n-MOSFET based power semiconductor device. For example, a P+ type doped substrate would be used as thesubstrate 102, and a P− type doped epitaxial layer would be used as theepi layer 104. - The
epi layer 104 has a plurality of gate trenches and one or more diode trenches (only one is shown inFIG. 1A for illustrative convenience). The diode trench is disposed between the gate trenches and has a width greater than widths of the gate trenches. In an embodiment, the diode trench 150 (e.g., an opening of the diode trench 150) is at least 2.5 times wider than the gate trench 140 (e.g., an opening of the gate trench 140). In another embodiment, the diode trench is at least 3.0 times or 3.5 times wider than the gate trench depending on implementation. The width of the diode trench is configured to be substantially larger than the gate trench, so that the same semiconductor material can be used to form the gate structures and the trench diode, as will be explained below. The sizes of the trench widths and the deposition thickness of the semiconductor material may be adjusted according to implementation. - The diode trench has a
first material layer 112, a second material layer 114-1, and a third material layer 114-2. Thefirst material layer 112 is disposed along the bottom and side surfaces of the diode trench and includes a first semiconductor material, e.g., a first polysilicon material. The first polysilicon material has the first conductivity type, e.g., the N type conductivity. In an embodiment, thefirst material layer 112 has a doping concentration of at least 1×1018/cm3 (e.g., 5×1018/cm3 or higher). - The second material layer 114-1 is disposed on the
first material layer 112 and includes a second semiconductor material, e.g., a second polysilicon material. The second polysilicon material has the second conductivity type, e.g., the P type conductivity. In an embodiment, the second material layer 114-1 has a doping concentration of about 1×1017/cm3 to about 1×1018/cm3. - The third material layer 114-2 is disposed on the second material layer 114-1 and includes a highly doped material having the second conductivity type. In an embodiment, the third material layer 114-2 has a doping concentration of about 1×1017/cm3 to about 1×1018/cm3. The second material layer 114-1 and the third material layer 114-2 have the same conductivity type; however, the doping concentration of impurities in the third material layer 114-2 is higher than the doping concentration of impurities in the second material layer 114-1. The first to third material layers 112, 114-1, and 114-2 filling the diode trench form a
trench diode 150. In an embodiment, the third material layer 114-2 is used to provide additional impurities to increase the doping concentration of thetrench diode 150 to address any leakage problem and/or diffusion issue. - In an embodiment, the
trench diode 150 is a Zener diode having a highly doped P-N junction in the diode trench and is configured to have a depletion region of less than 1 μm, allowing the current to flow in the forward and also in the reversed direction. - In an embodiment, the
trench diode 150 is disposed between agate structure 140 in an active area ‘A’ and agate structure 140 in an ESD area ‘E’ (e.g., a peripheral area) when thetrench diode 150 is used as an ESD diode. The active area A represents an area in which MOSFETs are formed, and the ESD area E represents an area in which ESD related components such as thetrench diode 150 are formed. In an embodiment, the ESD area (or the peripheral area) is provided in a dummy region of the power device. - An insulating
layer 110 lines bottom and side surfaces of each of the gate trenches and the diode trench. In an embodiment, the insulatinglayer 110 is formed after the gate trenches and the diode trench have been formed and before the gate trenches and the diode trench are filled with the first and second polysilicon materials. The insulatinglayer 110 is disposed between thegate structures 140 and theepi layer 104 and between thefirst material layer 112 of thetrench diode 150 and theepi layer 104. In an embodiment, the insulatinglayer 110 includes an LOCOS (localized oxidation of silicon) oxide. In another embodiment, the insulatinglayer 110 is formed by depositing an insulating material along a profile of a resultant structure including the gate trenches and the diode trench. The insulatinglayer 110 is provided with a sufficient thickness to avoid a breakdown between thetrench diode 150 and thesubstrate 102. - Body regions (or well regions) 118 of MOSFETs are provided in the
epi layer 104. In an embodiment, the gate trenches and the diode trench extend through thebody regions 118. Thebody regions 118 have the second conductivity type, e.g., the P type conductivity. In an embodiment, impurities having the second conductivity type are implanted into theepi layer 104 to form thebody regions 118 in theepi layer 104. -
High impurity regions 120 are disposed in the upper regions of thebody regions 118. In an embodiment, thehigh impurity regions 120 serve as source regions of an n-MOSFET. Thehigh impurity regions 120 include a material having the first conductivity type, and thus thehigh impurity regions 120 are N+ impurity regions. In an embodiment, thehigh impurity regions 120 are formed using an Arsenic implantation and diffusion process. - A
source electrode 126A connects thetrench diode 150 and a body region (or source region) 130 in the active area A, and agate electrode 126B connects thetrench diode 150 and thegate structure 140 in the ESD area E. In the present embodiment, thesource electrode 126A serves as a cathode of thetrench diode 150, and thegate electrode 126B serves as an anode of thetrench diode 150. In an embodiment, thesource electrode 126A and thegate electrode 126B include a conductive material such as aluminum. In an embodiment, adrain electrode 126C is provided over thesubstrate 102 on the opposing side of thesource electrode 126A. - An interlayer insulating layer 110-1 is provided between the source and
gate electrodes gate structures 140 and thetrench diode 150. -
FIG. 1B illustrates a power semiconductor device 100-1 having atrench diode 150A according to another embodiment of the present disclosure. A source electrode is provided over a first side of the substrate, and a drain electrode is provided over a second side (or opposing side) of the substrate. Thetrench diode 150A includes afirst material layer 112A and asecond material layer 114A. Thetrench diode 150A does not include a third material layer, unlike thetrench diode 150 shown inFIG. 1A . In this embodiment, the first material layer partially 112A fills a portion of a diode trench, and thesecond material layer 114A fills the remaining portion of the diode trench. Thetrench diode 150A may be a Zener diode having a depletion region of no more than 1 μm. In an embodiment, the trench diode has a breakdown voltage is no more than 6 volts, 5 volts, 4 volts, or 3 volts according to implementation. -
FIGS. 2A to 2H illustrate a method for forming apower semiconductor device 200 according to an embodiment of the present disclosure. For illustrative convenience, it is assumed that thepower semiconductor device 200 is an n-MOSFET. - In
FIG. 2A , a substrate material is provided. The substrate material may include asemiconductor substrate 202 and asemiconductor layer 204. In an embodiment, thesubstrate 202 is silicon. In other embodiments, thesubstrate 202 may be a substrate including any of other semiconductor materials, e.g., a group IV semiconductor substrate, a group III-V compound semiconductor substrate, or a group II-VI oxide semiconductor substrate. The group IV semiconductor substrate may include a silicon substrate, a germanium substrate, or a silicon-germanium substrate. Thesubstrate 202 may be a highly doped layer having N type conductivity, e.g., an N++ doped substrate. Thesubstrate 202 may also include an epi layer according to implementation. - In an embodiment, the
semiconductor layer 204 is an epi layer grown over thesubstrate 202 and provided with N type impurities to convert the epi layer into the N type conductivity. In order to convert the epi layer into the N type conductivity, the N type impurities are implanted into the epi layer and annealed to facilitate the diffusion of the N type impurities. In another embodiment, thesemiconductor layer 204 may be provided with the N type impurities while it is being formed, and thus the implantation step may be skipped. - After the N
type epi layer 204 is formed, a plurality of trenches is formed in theepi layer 204. In this embodiment, the trenches formed include gate trenches for gate structures and adiode trench 208 for a trench diode. For illustrative convenience,FIG. 2A shows the gate trenches that include first andsecond gate trenches third gate trench 206C formed in an ESD area. Thediode trench 208 is formed in the ESD area between thesecond gate trench 206B and thethird gate trench 206C. A width of thediode trench 208 is greater than widths of thegate trenches 206A to 206C. For example, thediode trench 208 is at least 2.5 times wider than thegate trenches 206A to 206C. In another embodiment, the diode trench 208 (e.g., an opening of the diode trench) is at least 3.0 times or 3.5 times wider than thegate trenches 206A to 206C (e.g., an opening of the gate trench) depending on implementation. In this embodiment, thediode trench 208 is used as an ESD trench diode. However, embodiments are not limited thereto. In other embodiments, thediode trench 208 is part of a trench diode used for a clamping function or for a temperature sensing function. - In
FIG. 2B , an insulatinglayer 210 is formed along exposed surfaces of a resultant structure that includes thegate trenches 206A to 206C and thediode trench 208. In an embodiment, the insulatinglayer 210 may include an LOCOS oxide that is formed by oxidizing exposed surface portions of the Ntype epi layer 204 in which thegate trenches 206A to 206C and thediode trench 208 are formed. In another embodiment, the insulatinglayer 210 is formed by depositing an insulating material along the exposed surfaces of the resultant structure ofFIG. 2A . - In an embodiment, a thickness of the insulating
layer 210 may be determined by considering a breakdown voltage (BV) of the n-MOSFET. In an embodiment, the thickness of the insulatinglayer 210 is in a range of 180 angstroms to 300 angstroms when the BV of the n-MOSFET is in a range of 10 V to 30 V. In another embodiment, the thickness of the insulatinglayer 210 is in a range of 500 angstroms to 1500 angstroms when the BV of the n-MOSFET is in a range of 40 V to 150 V. - In
FIG. 2C , a first conductive layer, e.g., afirst polysilicon layer 212, is deposited over the insulatinglayer 210. Thefirst polysilicon layer 212 may have a doping centration of about 5×1018/cm3 to about 1×1020/cm3. In an embodiment, thefirst polysilicon layer 212 fully fills thegate trenches 206A to 206C and partially fills the diode trench 208 (or fills a first portion of the diode trench 208). In thediode trench 208, thefirst polysilicon layer 212 is deposited along a profile of thediode trench 208 while leaving a second portion of trench body 208-1 unfilled. Thefirst polysilicon layer 212 is deposited to a given thickness that is sufficient to completely fill thegate trenches 206A to 206C but not thediode trench 208. That is, the opening of the diode trench is entirely plugged with the first semiconductor material, and a portion of the opening of the gate trench remains open. Thefirst polysilicon layer 212 corresponds to a polysilicon layer for forming a gate poly (or a gate structure). Thefirst polysilicon layer 212 has the N type conductivity. A deposition thickness of thefirst polysilicon layer 212 may be changed according to implementation, e.g., depending on the widths of thegate trenches 206A to 206C and thediode trench 208. In an embodiment, the first portion of thediode trench 208 that is filled with thefirst polysilicon layer 212 may correspond to around 30% to around 50% of the width of thediode trench 208. - In
FIG. 2D , a second conductive layer, e.g., asecond polysilicon layer 214, is deposited over thefirst polysilicon layer 212 to fill the second portion of the diode trench body 208-1 that remains unfilled by thefirst polysilicon layer 212. A conductive type of thesecond polysilicon layer 214 is opposite to that of thefirst polysilicon layer 212, so that thediode trench 208 would have a P-N junction therein. In an embodiment, thesecond polysilicon layer 214 has the P type conductivity, and fully fills the remaining diode trench portion 208-1. Thesecond polysilicon layer 214 may have a doping centration of about 1×1017/cm3 to about 1×1018/cm3. - In another embodiment, the
second polysilicon layer 214 partially fills the second portion of the diode trench body 208-1. Thediode trench 208 is provided with one or more additional materials to fully fill the diode trench. For example, a third conductive layer is provided or deposited to fully fill the remaining portion (e.g., a third portion) of the diode trench body 208-1. - In
FIG. 2E , a planarization process is performed on thefirst polysilicon layer 212 and thesecond polysilicon layer 214 filling the trenches and covering the insulatinglayer 210 until the insulatinglayer 210 is exposed. The resulting upper surfaces of thefirst polysilicon layer 212 and the secondpoly silicon layer 214 are substantially co-planar to each other. In an embodiment, the planarization process includes a chemical mechanical polishing (CMP) process. The planarization process may also include an etch back process and, e.g., the CMP is performed after the etch back process. - As a result of the planarization process,
gate regions 212A to 212C and adiode region 216 are formed. Thegate regions 206A to 206C are filled with thefirst polysilicon layer 212, and thediode region 216 includes a first polysilicon portion 212-1 and a second polysilicon portion 214-1. In thediode region 216, the first polysilicon portion 212-1 includes thefirst polysilicon layer 212, and the second polysilicon portion 214-1 includes thesecond polysilicon layer 214. The first polysilicon portion 212-1 is disposed between the insulatinglayer 210 and the second polysilicon portion 214-1. By performing the planarization process, upper surfaces of thegate regions 212A to 212C and thediode region 216 are level (or substantially co-planar) with a top surface of the insulatinglayer 210 that is exposed by the planarization. - In
FIG. 2F , an implantation process (or body implantation process) is performed to form body regions (wells) 218 in portions of the Ntype epi layer 204 that are disposed between thegate regions 212A to 212C and thediode region 216 in a lateral direction parallel to a top surface of thesubstrate 202. In this embodiment, P type impurities are implanted into the portions of the Ntype epi layer 204 to form thebody regions 218 in the Ntype epi layer 204, each of thebody regions 218 being arranged alternately with each of thegate regions 212A to 212C and thediode region 216 in the lateral direction. - A body block mask may be used to form the
body regions 218. When the body implantation process is performed, thegate regions 212A to 212C and the first polysilicon portion 212-1 of thediode region 216 are covered by the body block mask to prevent thefirst polysilicon layer 212 filling thegate regions 212A to 212C and the first polysilicon portion 212-1 of thediode region 216 from being implanted with the P type impurities. - The implantation process above (or body implantation process) may also be used to form an impurity doped portion 214-2 that is formed within the second polysilicon portion 214-1 to increase the doping concentration of the second polysilicon portion 214-1. That is, the implantation process used to form the
body regions 218 in theepi layer 204 is additionally used to form the impurity doped portion 214-2 in the second polysilicon portion 214-1 of thediode region 216. The P type impurities implanted into the Ntype epi layer 204 and the second polysilicon portion 214-1 of thediode region 216 may be driven in by diffusion after the implantation. Annealing may be used to facilitate the diffusion of impurities. The implantation and the subsequent diffusion steps are controlled so that the second polysilicon portion 214-1 is provided with the impurity doped portion 214-2 and a remaining second polysilicon portion 214-1A. In an embodiment, the impurity doped portion 214-2 has a doping concentration of about 1×1017/cm3 to about 1×1018/cm3. In an embodiment, the doping concentration of impurities in the impurity doped portion 214-2 is higher than the doping concentration of impurities in thesecond polysilicon layer 214. - A
trench diode 250 is formed after the implantation process. Thetrench diode 250 includes the first polysilicon portion 212-1, the remaining second polysilicon portion 214-1A, and the impurity doped portion 214-2. The remaining second polysilicon portion 214-1A represents the remaining portion of the second polysilicon portion 214-1 after the body implantation is performed on the second polysilicon portion 214-1. Since the first polysilicon portion 212-1 has the N type conductivity, the remaining second polysilicon portion 214-1A has the P type conductivity, and the impurity doped portion 214-2 is formed by implanting the P type impurities into the second polysilicon portion 214-1, thetrench diode 250 has a P-N junction formed by the first polysilicon portion 212-1 and the remaining second polysilicon portion 214-1A and impurity doped portion 214-2. Since the P type impurities are implanted into the second polysilicon portion 214-1 having the P type conductivity, the impurity doped portion 214-2 is relatively highly doped with the P type impurities. Therefore, the impurity doped portion 214-2 may be a P+ impurity region. The impurity doped portion 214-2 may be formed to provide the trench diode with more impurities to minimize the leakage problem or address the diffusion issue, or both. - In another embodiment, when the body implantation process is performed, the body block mask may also cover the second polysilicon portion 214-1 to be prevented from being implanted with the P type impurities. As a result, the
trench diode 250 may be formed with only the first polysilicon portion 212-1 and the second polysilicon portion 214-1 without including the impurity doped portion 214-2, as illustrated inFIG. 1B . The formation of the impurity doped portion 214-2 may be skipped if the power device works well without a leakage problem and/or diffusion issue. - In
FIG. 2F , the P type impurities are implanted into a part of the second polysilicon portion 214-1. However, in another embodiment, the P type impurities may be implanted and diffused into almost all parts of the second polysilicon portion 214-1, and thus almost all parts of the second polysilicon portion 214-1 may be converted into the impurity doped portion 214-2. - In an embodiment, a breakdown voltage of the
trench diode 250 is controlled by adjusting a doping concentration of the P type impurities. The breakdown voltage of thetrench diode 250 decreases as the doping concentration increases. In an embodiment, the doping concentration is in a range of 1×1017/cm3 to 1×1018/cm3 when the breakdown voltage is in a range of 3 V to 6 V. - After the
body regions 218 and thetrench diode 250 are formed,high impurity regions 220 are formed in upper portions of thebody regions 218 below the insulatinglayer 210. Thehigh impurity regions 220 include a material having the N type conductivity, and thus thehigh impurity regions 220 are N+ impurity regions. In an embodiment, thehigh impurity regions 220 are formed by an Arsenic implantation and diffusion process. In the process of forming thehigh impurity regions 220, thegate areas 212A to 212C and thetrench diode 250 may be covered by a mask and be prevented from being implanted with the N type impurities during the implantation process. Thehigh impurity regions 220 serve as source regions in an embodiment. - In
FIG. 2G , an insulating material is deposited on a resultant structure ofFIG. 2F after forming thehigh impurity regions 220, thereby forming an interlayer insulating layer 210-1. The insulating material may be the same material included in the insulatinglayer 210. After the interlayer insulating layer 210-1 is formed, contact holes 222A, 222B, 222C, and 222D are formed in the body region 218 (or source region 230) between thegate areas trench diode 250, the impurity doped portion 214-2 of thetrench diode 250, and thegate region 212C (or gate structure 240) in the ESD area, respectively. The contact holes 222A, 222B, 222C, and 222D are formed by etching the interlayer insulating layer 210-1 and underlying layers of the interlayer insulating layer 210-1, such as thehigh impurity region 220, the first polysilicon portion 212-1 of thetrench diode 250, and the impurity doped portion 214-2 of thetrench diode 250, and thefirst polysilicon layer 212 in thegate region 212C. In the active area, thecontact hole 222A is formed to expose the body region 218 (or source region 230) by etching thehigh impurity region 220. - Subsequently, Boron Ion Implantation is performed to form a
junction layer 224 around the bottom of the contact holes 222A, 222B, 222C, and 222D. Thejunction layer 224 has the P type conductivity and has a higher impurity doping concentration than thebody regions 218 to facilitate forming an Ohmic contact between a contact plug and thejunction layer 224. - In
FIG. 2H , metallization is performed on a resultant structure including the contact holes 222A, 222B, 222C, and 222D to connect thesource region 230 in the active area, thetrench diode 250, and thegate structure 212C in the ESD area. A conductive material such as aluminum is deposited into the contact holes 222A, 222B, 222C, and 222D and over the interlayer insulating layer 210-1, and then the deposited conductive material is patterned. By the patterning process, a source metal pattern (or source electrode) 226A connecting contact plugs disposed in thecontact holes trench diode 250 is connected to and disposed between thesource region 230 and thegate structure 240. A first end, e.g., a cathode, of thetrench diode 250 is connected to thesource region 230 through thesource electrode 226A, and a second end, e.g., an anode, of thetrench diode 250 is connected to thegate structure 240 through thegate electrode 226B. Adrain electrode 226C is formed over thesubstrate 202 on the opposing side of thesource electrode 226A. - The resulting
power semiconductor device 200 ofFIG. 2H corresponds to thepower device 100 inFIG. 1A . Thepower device 200 shown inFIG. 2H may be a power MOSFET, IGBT, or the like according to implementation. - In the embodiments of the present disclosure, a trench diode is formed in an epi layer by sequentially performing a first polysilicon deposition process and a second polysilicon deposition process, the first polysilicon deposition process being the same as a process of forming a gate poly (or gate structure). Therefore, it is possible to simplify a manufacturing process of a power semiconductor device including the trench diode, and thus to reduce a process time and cost of the power semiconductor device.
- In addition, since the trench diode is formed in the epi layer together with the gate structure, rather than over the gate structure, planarization can be much easily performed on a structure formed over the trench diode, compared to the conventional surface-formed diode that is constructed on a thick insulator after trench MOSFETs, e.g., gate polys, are formed.
- Moreover, since the trench diode is formed in the epi layer and thus disposed under a thick insulating layer, e.g., an interlayer insulating layer disposed between the trench diode and a metal pattern, the trench diode has robustness to physical damage such as wire bonding.
-
FIG. 3 illustrates a cross-sectional view of a plurality of trench diodes connected in series according to an embodiment of the present disclosure. InFIG. 3 , the plurality of trench diodes, e.g., two trench diodes 350-1 and 350-2, are connected in series between a source region in an active area and a gate structure in an ESD area. In an embodiment, a breakdown voltage (BV) of the trench diodes 350-1 and 350-2 may be additionally controlled by metal connection of the trench diodes 350-1 and 350-2 serially connected to each other. For example, one trench diode has a breakdown voltage of 5 V, a combination of two trench diodes serially connected to each other may have a breakdown voltage of 10 V (=5 V+5 V). That is, the breakdown voltage can be controlled by adjusting the number of trench diodes that are connected in series. -
FIG. 4 is a plan view schematically illustrating a layout of a power semiconductor device according to an embodiment of the present disclosure. InFIG. 4 , a plurality oftrench diodes 450 are disposed betweengate structures 412A in an active area A and agate structure 412B in an ESD area E. In this embodiment, thetrench diodes 450 has the same line type as thegate structures trench diode 450 may be variously modified according to the shape of the gate structure. - Aspects of the present disclosure have been described in conjunction with the specific embodiments thereof that are proposed as examples. Numerous alternatives, modifications, and variations to the embodiments as set forth herein may be made without departing from the scope of the claims set forth below. Accordingly, embodiments as set forth herein are intended to be illustrative and not limiting.
Claims (14)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/871,237 US20200273855A1 (en) | 2018-07-25 | 2020-05-11 | Trench diode and power semiconductor device including the same |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/045,411 US10468402B1 (en) | 2018-07-25 | 2018-07-25 | Trench diode and method of forming the same |
US16/583,542 US10685955B2 (en) | 2018-07-25 | 2019-09-26 | Trench diode and method of forming the same |
US16/871,237 US20200273855A1 (en) | 2018-07-25 | 2020-05-11 | Trench diode and power semiconductor device including the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/583,542 Continuation US10685955B2 (en) | 2018-07-25 | 2019-09-26 | Trench diode and method of forming the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20200273855A1 true US20200273855A1 (en) | 2020-08-27 |
Family
ID=68392204
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/045,411 Active US10468402B1 (en) | 2018-07-25 | 2018-07-25 | Trench diode and method of forming the same |
US16/583,542 Active US10685955B2 (en) | 2018-07-25 | 2019-09-26 | Trench diode and method of forming the same |
US16/871,237 Abandoned US20200273855A1 (en) | 2018-07-25 | 2020-05-11 | Trench diode and power semiconductor device including the same |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/045,411 Active US10468402B1 (en) | 2018-07-25 | 2018-07-25 | Trench diode and method of forming the same |
US16/583,542 Active US10685955B2 (en) | 2018-07-25 | 2019-09-26 | Trench diode and method of forming the same |
Country Status (2)
Country | Link |
---|---|
US (3) | US10468402B1 (en) |
CN (2) | CN210296387U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2022146822A1 (en) * | 2020-12-30 | 2022-07-07 | Applied Materials, Inc. | Methods for forming image sensors |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7383917B2 (en) * | 2019-07-11 | 2023-11-21 | 富士電機株式会社 | Semiconductor device and semiconductor device manufacturing method |
CN111029408A (en) * | 2019-12-17 | 2020-04-17 | 华羿微电子股份有限公司 | ESD integrated VDMOS device and preparation method thereof |
DE102020213385A1 (en) | 2020-10-23 | 2022-04-28 | Robert Bosch Gesellschaft mit beschränkter Haftung | Process for producing a buried layer structure and corresponding buried layer structure |
CN114447114A (en) * | 2020-10-30 | 2022-05-06 | 创亿半导体股份有限公司 | Power semiconductor element and manufacturing method thereof |
CN113257674B (en) * | 2021-04-19 | 2023-03-07 | 深圳基本半导体有限公司 | Diode chip structure and manufacturing method |
CN113675273B (en) * | 2021-08-20 | 2024-02-02 | 上海华虹宏力半导体制造有限公司 | Groove type power device with ESD function |
CN113675092B (en) * | 2021-08-20 | 2024-02-02 | 上海华虹宏力半导体制造有限公司 | Manufacturing method of groove type power device |
CN116013920A (en) * | 2022-12-08 | 2023-04-25 | 上海功成半导体科技有限公司 | Semiconductor device, manufacturing method of semiconductor device and electronic equipment |
CN116404002B (en) * | 2023-04-01 | 2023-12-01 | 深圳市美浦森半导体有限公司 | Method for manufacturing semiconductor chip |
CN116314341B (en) * | 2023-05-25 | 2023-08-08 | 江苏应能微电子股份有限公司 | SGT device with built-in ESD protection diode and manufacturing method thereof |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL187942C (en) * | 1980-08-18 | 1992-02-17 | Philips Nv | ZENERDIODE AND METHOD OF MANUFACTURE THEREOF |
US6855981B2 (en) * | 2001-08-29 | 2005-02-15 | Denso Corporation | Silicon carbide power device having protective diode |
US7973381B2 (en) * | 2003-09-08 | 2011-07-05 | International Rectifier Corporation | Thick field oxide termination for trench schottky device |
DE102004045467B4 (en) * | 2004-09-20 | 2020-07-30 | Infineon Technologies Ag | Field effect trench transistor |
JP4727964B2 (en) * | 2004-09-24 | 2011-07-20 | 株式会社日立製作所 | Semiconductor device |
JP4913336B2 (en) * | 2004-09-28 | 2012-04-11 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP4830360B2 (en) * | 2005-06-17 | 2011-12-07 | 株式会社デンソー | Semiconductor device and manufacturing method thereof |
US7544545B2 (en) | 2005-12-28 | 2009-06-09 | Vishay-Siliconix | Trench polysilicon diode |
US7449354B2 (en) * | 2006-01-05 | 2008-11-11 | Fairchild Semiconductor Corporation | Trench-gated FET for power device with active gate trenches and gate runner trench utilizing one-mask etch |
US8022472B2 (en) * | 2007-12-04 | 2011-09-20 | Rohm Co., Ltd. | Semiconductor device and method of manufacturing semiconductor device |
US20090212354A1 (en) | 2008-02-23 | 2009-08-27 | Force Mos Technology Co. Ltd | Trench moseft with trench gates underneath contact areas of esd diode for prevention of gate and source shortate |
US8426913B2 (en) * | 2008-06-23 | 2013-04-23 | Force Mos Technology Co., Ltd. | Integrated trench MOSFET with trench Schottky rectifier |
US7750412B2 (en) * | 2008-08-06 | 2010-07-06 | Fairchild Semiconductor Corporation | Rectifier with PN clamp regions under trenches |
US20100090274A1 (en) * | 2008-10-10 | 2010-04-15 | Force Mos Technology Co. Ltd. | Trench mosfet with shallow trench contact |
US7919347B2 (en) * | 2009-01-06 | 2011-04-05 | International Business Machines Corporation | Methods of fabricating P-I-N diodes, structures for P-I-N diodes and design structure for P-I-N diodes |
US8164162B2 (en) * | 2009-06-11 | 2012-04-24 | Force Mos Technology Co., Ltd. | Power semiconductor devices integrated with clamp diodes sharing same gate metal pad |
US8779510B2 (en) * | 2010-06-01 | 2014-07-15 | Alpha And Omega Semiconductor Incorporated | Semiconductor power devices manufactured with self-aligned processes and more reliable electrical contacts |
JP2012064849A (en) * | 2010-09-17 | 2012-03-29 | Toshiba Corp | Semiconductor device |
US8476676B2 (en) * | 2011-01-20 | 2013-07-02 | Alpha And Omega Semiconductor Incorporated | Trench poly ESD formation for trench MOS and SGT |
US8274113B1 (en) * | 2011-05-12 | 2012-09-25 | Force Mos Technology Co., Ltd. | Trench MOSFET having shielded electrode integrated with trench Schottky rectifier |
US8564047B2 (en) * | 2011-09-27 | 2013-10-22 | Force Mos Technology Co., Ltd. | Semiconductor power devices integrated with a trenched clamp diode |
DE102013108518B4 (en) * | 2013-08-07 | 2016-11-24 | Infineon Technologies Ag | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME |
US9496382B2 (en) * | 2013-11-21 | 2016-11-15 | Chengdu Monolithic Power Systems Co., Ltd. | Field effect transistor, termination structure and associated method for manufacturing |
US9773777B2 (en) * | 2016-01-08 | 2017-09-26 | Texas Instruments Incorporated | Low dynamic resistance low capacitance diodes |
US9953969B2 (en) * | 2016-03-25 | 2018-04-24 | Force Mos Technology Co., Ltd. | Semiconductor power device having shielded gate structure and ESD clamp diode manufactured with less mask process |
-
2018
- 2018-07-25 US US16/045,411 patent/US10468402B1/en active Active
-
2019
- 2019-07-19 CN CN201921146192.1U patent/CN210296387U/en active Active
- 2019-07-19 CN CN202020289058.3U patent/CN211428177U/en active Active
- 2019-09-26 US US16/583,542 patent/US10685955B2/en active Active
-
2020
- 2020-05-11 US US16/871,237 patent/US20200273855A1/en not_active Abandoned
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2022146822A1 (en) * | 2020-12-30 | 2022-07-07 | Applied Materials, Inc. | Methods for forming image sensors |
US11482562B2 (en) | 2020-12-30 | 2022-10-25 | Applied Materials, Inc. | Methods for forming image sensors |
Also Published As
Publication number | Publication date |
---|---|
CN210296387U (en) | 2020-04-10 |
US10468402B1 (en) | 2019-11-05 |
US20200035667A1 (en) | 2020-01-30 |
CN211428177U (en) | 2020-09-04 |
US10685955B2 (en) | 2020-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10685955B2 (en) | Trench diode and method of forming the same | |
US11031390B2 (en) | Bidirectional switch having back to back field effect transistors | |
US6204097B1 (en) | Semiconductor device and method of manufacture | |
KR100967883B1 (en) | Trench dmos device with improved drain contact | |
US9306018B2 (en) | Trench shielding structure for semiconductor device and method | |
US9385202B2 (en) | Semiconductor device having a patterned gate dielectric | |
US6309929B1 (en) | Method of forming trench MOS device and termination structure | |
US10861965B2 (en) | Power MOSFET with an integrated pseudo-Schottky diode in source contact trench | |
US11538933B2 (en) | Schottky diode integrated into superjunction power MOSFETs | |
US10381475B2 (en) | Semiconductor device comprising a transistor cell including a source contact in a trench, method for manufacturing the semiconductor device and integrated circuit | |
US11515303B2 (en) | Shielded gate trench MOSFET with ESD diode manufactured using two poly-silicon layers process | |
US5382536A (en) | Method of fabricating lateral DMOS structure | |
US8017494B2 (en) | Termination trench structure for mosgated device and process for its manufacture | |
WO2018082455A1 (en) | Power device and manufacturing method therefor | |
KR20180097510A (en) | A source-gate region structure in a vertical power semiconductor device | |
KR20080073313A (en) | Semiconductor device and method for forming the same | |
US10121878B1 (en) | LDMOS finFET structures with multiple gate structures | |
CN111199970B (en) | Transistor structure for electrostatic protection and manufacturing method thereof | |
CN111192871B (en) | Transistor structure for electrostatic protection and manufacturing method thereof | |
US10529705B2 (en) | Integrated transistor and protection diode and fabrication method | |
US11502192B2 (en) | Monolithic charge coupled field effect rectifier embedded in a charge coupled field effect transistor | |
CN110416302B (en) | Semiconductor device and manufacturing method thereof | |
CN117317010A (en) | Groove type power device and manufacturing method thereof | |
CN111180511A (en) | Manufacturing method of integrated structure of insulated gate bipolar transistor and rectifier | |
TW201926626A (en) | Trench metal oxide semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PARK, JONGHO;WOO, SANGSU;LEE, SANGYONG;AND OTHERS;REEL/FRAME:052622/0639 Effective date: 20180725 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY INTEREST;ASSIGNORS:FAIRCHILD SEMICONDUCTOR CORPORATION;SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:053613/0621 Effective date: 20200810 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL 053613, FRAME 0621;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064618/0942 Effective date: 20230816 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL 053613, FRAME 0621;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064618/0942 Effective date: 20230816 |