US20200144069A1 - Semiconductor Fin Length Variability Control - Google Patents
Semiconductor Fin Length Variability Control Download PDFInfo
- Publication number
- US20200144069A1 US20200144069A1 US16/737,737 US202016737737A US2020144069A1 US 20200144069 A1 US20200144069 A1 US 20200144069A1 US 202016737737 A US202016737737 A US 202016737737A US 2020144069 A1 US2020144069 A1 US 2020144069A1
- Authority
- US
- United States
- Prior art keywords
- wafer
- fins
- tone
- fin
- bulk
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims description 24
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 10
- 229910052710 silicon Inorganic materials 0.000 claims description 9
- 229910052732 germanium Inorganic materials 0.000 claims description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 5
- 239000010703 silicon Substances 0.000 claims description 5
- 125000006850 spacer group Chemical group 0.000 claims description 5
- 239000012212 insulator Substances 0.000 claims description 4
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 2
- 230000005669 field effect Effects 0.000 claims description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 2
- 238000000034 method Methods 0.000 abstract description 45
- 238000000151 deposition Methods 0.000 abstract description 13
- 238000000059 patterning Methods 0.000 abstract description 12
- 239000010410 layer Substances 0.000 description 69
- 238000001459 lithography Methods 0.000 description 45
- 239000000463 material Substances 0.000 description 39
- 238000010586 diagram Methods 0.000 description 19
- 150000004767 nitrides Chemical class 0.000 description 16
- 238000000231 atomic layer deposition Methods 0.000 description 11
- 238000005530 etching Methods 0.000 description 10
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 9
- 238000001020 plasma etching Methods 0.000 description 9
- 239000006117 anti-reflective coating Substances 0.000 description 7
- 230000008021 deposition Effects 0.000 description 7
- 229910052581 Si3N4 Inorganic materials 0.000 description 6
- 229910021417 amorphous silicon Inorganic materials 0.000 description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 6
- 229910044991 metal oxide Inorganic materials 0.000 description 5
- 150000004706 metal oxides Chemical class 0.000 description 5
- 239000000758 substrate Substances 0.000 description 5
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 229910052681 coesite Inorganic materials 0.000 description 4
- 229910052906 cristobalite Inorganic materials 0.000 description 4
- 239000011295 pitch Substances 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 229910052682 stishovite Inorganic materials 0.000 description 4
- 229910052905 tridymite Inorganic materials 0.000 description 4
- FFUAGWLWBBFQJT-UHFFFAOYSA-N hexamethyldisilazane Chemical compound C[Si](C)(C)N[Si](C)(C)C FFUAGWLWBBFQJT-UHFFFAOYSA-N 0.000 description 3
- 229910000510 noble metal Inorganic materials 0.000 description 3
- 239000002094 self assembled monolayer Substances 0.000 description 3
- 239000013545 self-assembled monolayer Substances 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- YRKCREAYFQTBPV-UHFFFAOYSA-N acetylacetone Chemical compound CC(=O)CC(C)=O YRKCREAYFQTBPV-UHFFFAOYSA-N 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 238000004381 surface treatment Methods 0.000 description 2
- 238000011282 treatment Methods 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000003197 catalytic effect Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000010494 dissociation reaction Methods 0.000 description 1
- 230000005593 dissociations Effects 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 230000005661 hydrophobic surface Effects 0.000 description 1
- 125000002887 hydroxy group Chemical group [H]O* 0.000 description 1
- 239000003112 inhibitor Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 230000006911 nucleation Effects 0.000 description 1
- 238000010899 nucleation Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- WOCIAKWEIIZHES-UHFFFAOYSA-N ruthenium(iv) oxide Chemical compound O=[Ru]=O WOCIAKWEIIZHES-UHFFFAOYSA-N 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000012686 silicon precursor Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000001179 sorption measurement Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3081—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
Definitions
- the present invention relates to semiconductor fin patterning, and more particularly, to techniques for semiconductor fin length variability control.
- Semiconductor fins are currently patterned using lithography.
- the lengths of the fins are defined using a cut or ‘save’ lithography step in the orthogonal direction.
- the corner rounding of the save pattern causes fin length variability. Fin length variability affects the effective circumference of the fin that undesirably leads to varying device performance fin-to-fin. Further, any mis-alignment or overlay errors of the save pattern with respect to the fin pattern can result in sliver defects, i.e., the unintentional save of fin that was not meant to be saved.
- a method of patterning fins in a wafer includes: depositing a hardmask on the wafer; depositing a tone invert layer on the hardmask; patterning trenches in the tone invert layer; forming inverse tone etch masks on the hardmask within the trenches patterned in the tone invert layer, wherein the inverse tone etch masks include inner inverse tone etch masks between two outer inverse tone etch masks; forming a save mask on the tone invert layer with opposite ends of the save mask being aligned with the outer inverse tone etch masks; using the save mask to selectively remove unmasked portions of the tone invert layer to expose the outer inverse tone etch masks; removing the outer inverse tone etch masks, wherein the inner inverse tone etch masks that remain have a uniform length L; patterning the hardmask into a plurality of individual fin hardmasks using the inner inverse tone
- a device in another aspect of the invention, includes: fins patterned in a wafer, wherein the fins have a uniform length L; a gate disposed over a portion of the fins that serves as a channel region of the device; source and drain regions disposed over portions of the fins extending out from under the gate; and spacers offsetting the gate from the source and drains.
- FIG. 1 is a diagram illustrating a plurality of fins after a fin lithography has been performed, followed by a fin save which results in fin length variation and sliver formation;
- FIG. 2 is a cross-sectional diagram illustrating a hardmask having been deposited onto a wafer, a tone invert layer having been deposited onto the hardmask, followed by a lithography stack, and a patterned resist having been formed on the lithography stack according to an embodiment of the present invention
- FIG. 3 is a cross-sectional diagram illustrating the pattern from the resist having been transferred to the lithography stack according to an embodiment of the present invention
- FIG. 4 is a cross-sectional diagram illustrating the pattern having been transferred to the tone invert layer according to an embodiment of the present invention
- FIG. 5 is a cross-sectional diagram illustrating the resist having been removed according to an embodiment of the present invention.
- FIG. 6 is a cross-sectional diagram illustrating the lithography stack having been removed, and that the pattern present in the tone invert layer includes a plurality of trenches according to an embodiment of the present invention
- FIG. 7A is a cross-sectional diagram illustrating a magnified view of a portion of the structure of FIG. 6 wherein additional material, that is the same material as the tone invert layer, has (optionally) been formed on sidewalls of the trenches in the tone invert layer reducing the width of the trenches according to an embodiment of the present invention;
- FIG. 7B is a cross-sectional diagram illustrating a magnified view of a portion of the structure of FIG. 6 wherein additional material, that is the same material as the tone invert layer, has (optionally) been selectively deposited on the tone invert layer reducing the width of the trenches according to an embodiment of the present invention
- FIG. 8 is a diagram illustrating an exemplary methodology for depositing the additional material onto the tone invert layer according to an embodiment of the present invention
- FIG. 9 is a cross-sectional diagram illustrating inverse tone etch masks having been formed in the trenches according to an embodiment of the present invention.
- FIG. 10 is a cross-sectional diagram illustrating an exemplary configuration of the hardmask having an amorphous silicon layer on top of a nitride hardmask according to an embodiment of the present invention
- FIG. 11 is a cross-sectional diagram illustrating a (second) lithography stack having been deposited on the tone invert layer/inverse tone etch masks, and a patterned resist having been formed on the lithography stack according to an embodiment of the present invention
- FIG. 12 is a top-down diagram illustrating how the patterned resist has rounded corners according to an embodiment of the present invention.
- FIG. 13 is a cross-sectional diagram illustrating the patterned resist having been used to pattern the lithography stack to define a save mask over the tone invert layer with opposite ends that align with the outer inverse tone etch masks, and the save mask having been used to pattern the tone invert layer according to an embodiment of the present invention
- FIG. 14 is a top-down diagram illustrating removal of the exposed tone invert layer selective to the inverse tone etch masks according to an embodiment of the present invention
- FIG. 15 is a cross-sectional diagram illustrating an isotropic etch having been used to remove the outer inverse tone etch masks according to an embodiment of the present invention
- FIG. 16 is a top-down diagram illustrating the inverse tone etch masks outside of the save mask having been removed according to an embodiment of the present invention
- FIG. 17 is a three-dimensional diagram illustrating the inverse tone etch masks having been used to pattern the hardmask into a plurality of individual fin hardmasks, and the fin hardmasks having been used to pattern fins in the wafer according to an embodiment of the present invention.
- FIG. 18 is a three-dimensional diagram illustrating an exemplary finFET device according to an embodiment of the present invention.
- semiconductor fins typically are patterned using lithography, followed by a cut or ‘save’ lithography step in the orthogonal direction to define the fin length. Corner rounding in the save pattern can, however, result in fin length variability and slivers. See, for example, FIG. 1 .
- FIG. 1 What is shown in FIG. 1 is a plurality of fins 102 after a fin lithography (along the y-direction) has been performed, followed by a fin save (along the x-direction) in accordance with a conventional process. Corner rounding during the fin cut results in fin length variations. For instance, the middle fins 102 have a length L 1 whereas the end fins have a length L 2 , wherein L 1 >L 2 . As provided above, this fin length variability is undesirable as it leads to variation in device performance from fin-to-fin. Also, any misalignment of the save pattern (not shown) over the fins 102 (e.g., along the x-direction) can result in slivers of a fin unintentionally being left behind.
- the present techniques avoid fin length variability and slivers using an inverse tone lithography process combined with an isotropic fin etch component which involves protecting more fins than are needed, and pushing the corner rounding to outside of those fins that are to be kept.
- An exemplary embodiment employing these techniques is now described by way of reference to FIGS. 2-19 .
- the process begins with a wafer 202 onto which a hardmask 204 is deposited.
- a tone invert layer 206 is deposited onto the hardmask 204 , followed by a lithography stack 208 .
- a patterned resist 210 is formed on the lithography stack 208 .
- wafer 202 is a bulk semiconductor wafer, such as a bulk silicon (Si), bulk germanium (Ge), bulk silicon germanium (SiGe) and/or bulk III-V semiconductor wafer.
- wafer 202 can be a semiconductor-on-insulator (SOI) wafer.
- a SOI wafer includes a SOI layer separated from an underlying substrate by a buried insulator. When the buried insulator is an oxide it is referred to herein as a buried oxide or BOX.
- the SOI layer can include any suitable semiconductor, such as Si, Ge, SiGe, and/or a III-V semiconductor.
- Suitable materials for the hardmask 204 include, but are not limited to, nitride hardmask materials such as silicon nitride (SiN) and/or silicon oxycarbonitride (SiOCN).
- the hardmask 204 is a nitride hardmask.
- the hardmask 204 includes an amorphous silicon (a-Si) layer on top of a nitride hardmask.
- the hardmask 204 has a thickness of from about 80 nanometers (nm) to about 150 nm and ranges therebetween. Processes such as chemical vapor deposition (CVD) or atomic layer deposition (ALD) can be used to deposit the hardmask materials.
- CVD chemical vapor deposition
- ALD atomic layer deposition
- Suitable materials for the tone invert layer 206 include, but are not limited to, oxide materials such as SiO 2 and/or SiOC. According to an exemplary embodiment, the tone invert layer 206 has a thickness of from about 50 nm to about 100 nm and ranges therebetween. Processes such as CVD or ALD can be used to deposit the tone invert layer 206 .
- the lithography stack 208 includes an organic planarizing layer (OPL) on the tone invert layer 206 , and an antireflective coating (ARC) on the OPL, i.e., OPL/ARC.
- OPL organic planarizing layer
- ARC antireflective coating
- the lithography stack 208 simply includes an ARC under the patterned photoresist 210 .
- the lithography stack 208 has a thickness of from about 30 nm to about 80 nm and ranges therebetween. Processes such as CVD or ALD can be used to deposit the lithography stack material(s).
- a resist material is deposited onto the lithography stack 208 , and standard lithography and etching techniques are used to pattern the resist layer.
- the resist is printed at the smallest possible space at a given pitch. Later, when the pattern is transferred to the tone invert layer 206 , steps can (optionally) be taken to narrow the space if so desired.
- the pattern from the resist 210 is transferred to the lithography stack 208 .
- the pattern is transferred to the lithography stack 208 using a directional (anisotropic) etching process such as reactive ion etching (RIE).
- RIE reactive ion etching
- the tone invert layer 206 can be formed from an oxide material.
- a RIE process that etches oxide selective to the lithography stack can be employed to pattern the tone invert layer 206 , stopping on the hardmask 204 .
- any remaining resist 210 can be removed. See FIG. 5 .
- a standard wet and/or dry etching process can be used to clear the remaining resist 210 from the lithography stack 208 .
- the remaining lithography stack 208 is next removed. See FIG. 6 . Again, a standard wet and/or dry etching process can be used to remove the lithography stack 208 from the tone invert layer 206 .
- the pattern now present in the tone invert layer 206 includes a plurality of trenches 602 patterned in the tone invert layer 206 . These trenches 602 will later be filled with an inverse tone etch mask which will ultimately be used to pattern the fin hardmask and subsequently the fins. As also shown in FIG. 6 , as patterned the trenches 602 have a width W which is based on the lithographically defined resist 210 (see above). According to an exemplary embodiment, W is from about 10 nm to about 20 nm and ranges therebetween. As provided above, the resist can be printed at the smallest possible space at a given pitch. However, if thinner fins are required for a given application, the width W can be narrowed (i.e., reduced to W′, wherein W>W′) as now described in conjunction with the description of FIG. 7A .
- FIG. 7A depicts a magnified view of a portion of the structure (see dashed box in FIG. 6 ).
- additional tone invert material 702 can be deposited (conformally) onto the tone invert layer 206 (i.e., along the sidewalls of the trenches 602 ), and thereby reducing the width from W to W′. See FIG. 7A .
- W′ is from about 2 nm to about 15 nm and ranges therebetween.
- the tone invert material 702 used is the same material as the tone invert layer 206 (e.g., an oxide material such as SiO 2 and/or SiOC—see above). However, it is not required to use the same material for both tone invert layers. For instance, tone invert layer 206 can be formed from SiO 2 while the tone invert material 702 is SiOC, or vice versa.
- the goal is to place the tone invert material 702 selectively on the tone invert layer 206 .
- the tone invert material 702 is deposited using a conformal deposition process such as ALD over the tone invert layer 206 and on the surface of the exposed hardmask 204 at the bottom of the trenches 602 .
- step 804 the deposited tone invert material 702 is then etched back to expose the underlying hardmask 204 in the trenches 602 .
- a directional etching process such as RIE can be employed for the recess etch.
- the tone invert material 702 closes the width in the trenches 602 (i.e., from W to W′) from the sides, while the hardmask 204 remains exposed at the bottoms of the trenches 602 , forming the structure shown in FIG. 7A .
- the tone invert material 702 is deposited selectively (e.g., using a conformal deposition process such as ALD) on the top and sidewalls of the tone invert layer 206 , but not on the hardmask 204 at the bottom of the trenches 602 .
- ALD atomic layer deposition
- the tone invert layer 206 and tone invert material 702 are both oxides and a selective process (for growth of oxide on oxide) is employed.
- inverse tone etch masks 902 are formed in the trenches 602 . See FIG. 9 .
- the inverse tone etch masks 902 should have deposition or growth selectivity to the tone invert layer 206 , meaning that growth/deposition of the material used to form the inverse tone etch masks 902 should be selective to exposed surfaces of the hardmask 204 at the bottoms of the trenches 602 , as opposed to on the tone invert layer. That way, the inverse tone etch masks 902 can be formed in the trenches 602 without worrying about voids.
- the inverse tone etch masks 902 should have etch selectivity to the hardmask 204 . Namely, the inverse tone etch masks 902 will be used to pattern the hardmask 204 into a plurality of individual fin hardmasks (see below). Third, the inverse tone etch masks 902 should be removable by an isotropic (i.e., non-directional) etching process such as a wet etch.
- an etch will be used to remove the exposed inverse tone etch masks 902 .
- the etch will have an isotropic component to access (and remove) the inverse tone etch masks 902 just under the outer edges of the save mask which otherwise would undesirably have a decreased length due to corner rounding in the save mask.
- suitable materials for the inverse tone etch masks 902 include, but are not limited to, nitride materials such as SiN and/or SiOCN and/or metal oxides such as titanium dioxide (TiO 2 ) and/or ruthenium oxide (RuO 2 ). Further, it is notable that a greater number of the inverse tone etch masks 902 are formed than will be used for fin patterning, since the outer inverse tone etch masks 902 will be removed (prior to fin etching) to eliminate any length variation due to corner rounding in the save mask used to define the fin length.
- the inverse tone etch masks 902 are grown in the trenches 602 using a selective bottom-up gap-fill process whereby the inverse tone etch masks 902 are grown up from the exposed hardmask 204 at the bottom of the trenches 602 .
- the hardmask 204 can be a nitride hardmask. In that case, steps can be taken to enhance growth of a metal oxide material for the inverse tone etch masks 902 on the nitride surfaces of the hardmask 204 as compared to on the oxide surfaces of the tone invert layer 206 .
- a chemical oxide removal (COR)/SiconiTM dry chemical etch-type preclean can be used to form hydroxyl groups on the oxide surfaces of the tone invert layer 206 (which will also remove native oxides from the nitride surfaces of the hardmask 204 ), followed by hexamethyldisilazane (HMDS)/self-assembled monolayer (SAM) treatment to form a hydrophobic surface.
- COR chemical oxide removal
- SiconiTM dry chemical etch-type preclean can be used to form hydroxyl groups on the oxide surfaces of the tone invert layer 206 (which will also remove native oxides from the nitride surfaces of the hardmask 204 ), followed by hexamethyldisilazane (HMDS)/self-assembled monolayer (SAM) treatment to form a hydrophobic surface.
- HMDS hexamethyldisilazane
- SAM self-assembled monolayer
- nitride surfaces of the hardmask 204 will react much slower to this HMDS/SAM treatment, which in turn will decrease the metal precursor adsorption sites for the oxide surfaces of the tone invert layer 206 and enable selective growth of metal oxide inverse tone etch masks 902 on the nitride surfaces of the hardmask 204 .
- Suitable techniques for enhancing growth of metals on nitride substrates are also described, for example, in Yim et al., “Nucleation kinetics of Ru on silicon oxide and silicon nitride surfaces deposited by atomic layer deposition,” Journal of Applied Physics 103, 113509 (June 2008), the contents of which are incorporated by reference as if fully set forth herein.
- a process for selectively growing nitride inverse tone etch masks 902 on the hardmask 204 when the hardmask 204 includes an a-Si layer on a nitride hardmask may also be employed. See, for example, FIG. 10 wherein an exemplary of the hardmask 204 is shown having an a-Si layer 1002 on top of a nitride hardmask 1004 .
- Techniques for selectively depositing a nitride material on a silicon surface are described, for example, in U.S. Patent Application Publication Number 2017/0263438 by Li et al., entitled “Methods and apparatus for Selective Dry Etch” (hereinafter “U.S.
- Patent Application Publication Number 2017/0263438 (“the contents of which are incorporated by reference as if fully set forth herein.
- a SiN film is selectively formed on a Si substrate by exposure first to a silicon precursor that reacts with the substrate surface, followed by a nitrogen reactant that reacts with the silicon molecules on the substrate surface).
- the inverse tone etch masks 902 are deposited in the trenches 602 using induced material selectivity, whereby a surface treatment of the hardmask 204 is performed (prior to depositing the tone invert layer 206 on the hardmask 204 ) such that deposition of the material for the inverse tone etch masks 902 occurs selectively on the treated surface.
- a surface treatment of the hardmask 204 is performed (prior to depositing the tone invert layer 206 on the hardmask 204 ) such that deposition of the material for the inverse tone etch masks 902 occurs selectively on the treated surface.
- surface treatments with noble metals such as platinum can be used for area-selective ALD of metal oxides via oxygen dissociation of the noble metal surfaces. See, for example, Singh et al., “Area-Selective Atomic Layer Deposition of Metal Oxides on Noble Metals through Catalytic Oxygen Activation,” Chem. Mater. 2018, 30, pgs. 663-670 (published
- the hardmask 204 material may itself have an inherent selectivity for deposition of the inverse tone etch masks 902 .
- selective deposition of nitride inverse tone etch masks 902 on a-Si surfaces of the hardmask 204 can be achieved over the oxide surfaces of the tone invert layer 206 .
- Ooba et al. “Self-Limiting Atomic-Layer Selective Deposition of Silicon Nitride by Temperature-Controlled Method,” Extended Abstracts of the 1998 International Conference on Solid State Devices and Materials, September 1998, pp. 22-23, the contents of which are incorporated by reference as if fully set forth herein.
- a (second) lithography stack 1102 is then deposited on the tone invert layer 206 /inverse tone etch masks 902 , and a patterned resist 1104 is formed on the lithography stack 1102 . See FIG. 11 .
- This lithography stack 1102 and patterned resist 1104 will be used to pattern a save mask marking the location of the save to be performed in the orthogonal direction to define the fin length.
- the lithography stack 1102 can have a variety of different configurations.
- the lithography stack 1102 includes an OPL on the tone invert layer 206 /inverse tone etch masks 902 , and an ARC on the OPL, i.e., OPL/ARC.
- the lithography stack 1102 simply includes an ARC under the patterned resist 1104 .
- the patterned resist 1104 marks the footprint and location of the save mask.
- the ends of the save mask will align with the outer inverse tone etch masks 902 .
- this configuration will enable selective removal of the tone invert layer 206 outside of the save mask, followed by selective removal (via an isotropic etch) of the outer inverse tone etch masks 902 in order to prevent fin length variability due to corner rounding of the save mask.
- the patterned resist 1104 will have rounded corners since the lithography and etching used to pattern the resist 1104 cannot produce sharp corners.
- the outer inverse tone etch masks 902 under the rounded corners would undesirably be cut to a shorter length due to the rounding.
- the present techniques advantageously employ an isotropic etch to remove those outer inverse tone etch masks 902 preventing length variability when the inverse tone etch mask pattern is transferred to the hardmask 204 and then onto the underlying wafer 202 .
- the patterned resist 1104 is then used to pattern the lithography stack 1102 to define the save mask over the tone invert layer 206 /inverse tone etch masks 902 . See FIG. 13 .
- opposite ends of the save mask align with the outer inverse tone etch masks 902 . While it is difficult to align the ends of the save mask precisely with the edges of the outer inverse tone etch masks 902 , it is not necessary to do so, as long as the ends of the save mask align with the tops of the outer inverse tone etch masks 902 which have a wide-enough width to land on. This width is within the alignment and overlay tolerances of state of the art lithography tools.
- the save mask is then used to pattern the tone invert layer 206 .
- an anisotropic (directional) etching process such as reactive ion etching (RIE) is used in this step to remove the exposed/unmasked portions of the tone invert layer 206 , exposing the outer inverse tone etch masks 902 .
- RIE reactive ion etching
- the outer inverse tone etch masks 902 remain in place following RIE of the tone invert layer 206 . See FIG. 13 . See also FIG. 14 which provides a top-down view (e.g., from viewpoint B—see FIG. 13 ) which illustrates removal of the exposed tone invert layer 206 selective to the inverse tone etch masks 902 .
- Tone invert layer 206 remains surrounding the inverse tone etch masks 902 beneath the save mask.
- An isotropic (non-directional) etch such as a wet etch is then used to remove the outer inverse tone etch masks 902 .
- FIG. 15 Since there is etch selectivity between the inverse tone etch masks 902 and the tone invert layer 206 , the inner inverse tone etch masks 902 are protected from the isotropic etch by the tone invert layer 206 .
- FIG. 16 which provides a top-down view (e.g., from viewpoint C—see FIG. 16 ) which illustrates the inverse tone etch masks 902 outside of the save mask having been removed. As highlighted above, this is the etch that defines the fin length.
- the inner inverse tone etch masks 902 present under the save mask (shown with dashed lines) all have a uniform length L.
- inverse tone etch masks 902 of a uniform length L are achieved. See FIG. 17 (which provides a three-dimensional view). As provided above, there is etch selectivity between the inverse tone etch masks 902 and the hardmask 204 . Accordingly, the inverse tone etch masks 902 are then used to pattern the hardmask 204 into a plurality of individual fin hardmasks 1702 . A directional etching process such as RIE can be used for the fin hardmask etch. The fin hardmasks 1702 are then in turn used to pattern fins 1704 in the wafer 202 . Again, a directional etching process such as RIE can be used for the fin etch. Based on the uniform length L of the inverse tone etch masks 902 , the fins 1704 too will have a uniform length.
- Fins 1704 fabricated by the above-described process can be used for a variety of different, non-limiting applications.
- fins 1704 can serve as the fin channels in lateral fin field-effect transistor (FET) finFET devices, vertical FET devices, etc.
- FIG. 18 illustrates an exemplary finFET device 1800 that may be formed in accordance with the present techniques.
- finFET device 1800 includes a gate 1802 over the fins 1704 (i.e., gate 1802 is present over portions of the fins 1704 that serve as a channel region of finFET device 1800 ).
- Source and drains 1804 and 1806 are present over portions of the fins 1704 extending out from under the gate 1802 .
- Spacers 1808 offset the gate 1802 from the source and drains 1804 and 1806 .
- the fins 1704 have a uniform length, thereby unifying device performance from fin-to-fin.
- uniform it is meant that the length of the fins 1704 varies by less than about 2% from fin-to-fin.
- the present techniques advantageously permit the tuning of the width of the fins by adjusting the width of the trenches 602 patterned in the tone invert layer 206 , i.e., from W to W′, see above.
- the tone invert layer 206 can be printed (lithographically) at the smallest possible space at a given pitch. The width can then be further reduced, as desired, using additional tone invert material 702 .
- a variety of fin dimensions can be achieved, even those at a sub-lithographic scale.
Abstract
Description
- This application is a divisional of U.S. application Ser. No. 16/000,485 filed on Jun. 5, 2018, the contents of which are incorporated by reference herein.
- The present invention relates to semiconductor fin patterning, and more particularly, to techniques for semiconductor fin length variability control.
- Semiconductor fins are currently patterned using lithography. The lengths of the fins are defined using a cut or ‘save’ lithography step in the orthogonal direction.
- At tight fin pitches, however, the corner rounding of the save pattern causes fin length variability. Fin length variability affects the effective circumference of the fin that undesirably leads to varying device performance fin-to-fin. Further, any mis-alignment or overlay errors of the save pattern with respect to the fin pattern can result in sliver defects, i.e., the unintentional save of fin that was not meant to be saved.
- Therefore, techniques that reduce fin length variability that arises due to corner rounding and sliver defects that arise due to alignment and overlay errors would be desirable.
- The present invention provides techniques for semiconductor fin length variability control. In one aspect of the invention, a method of patterning fins in a wafer is provided. The method includes: depositing a hardmask on the wafer; depositing a tone invert layer on the hardmask; patterning trenches in the tone invert layer; forming inverse tone etch masks on the hardmask within the trenches patterned in the tone invert layer, wherein the inverse tone etch masks include inner inverse tone etch masks between two outer inverse tone etch masks; forming a save mask on the tone invert layer with opposite ends of the save mask being aligned with the outer inverse tone etch masks; using the save mask to selectively remove unmasked portions of the tone invert layer to expose the outer inverse tone etch masks; removing the outer inverse tone etch masks, wherein the inner inverse tone etch masks that remain have a uniform length L; patterning the hardmask into a plurality of individual fin hardmasks using the inner inverse tone etch masks; and patterning a plurality of fins in the wafer using the plurality of individual fin hardmasks.
- In another aspect of the invention, a device is provided. The device includes: fins patterned in a wafer, wherein the fins have a uniform length L; a gate disposed over a portion of the fins that serves as a channel region of the device; source and drain regions disposed over portions of the fins extending out from under the gate; and spacers offsetting the gate from the source and drains.
- A more complete understanding of the present invention, as well as further features and advantages of the present invention, will be obtained by reference to the following detailed description and drawings.
-
FIG. 1 is a diagram illustrating a plurality of fins after a fin lithography has been performed, followed by a fin save which results in fin length variation and sliver formation; -
FIG. 2 is a cross-sectional diagram illustrating a hardmask having been deposited onto a wafer, a tone invert layer having been deposited onto the hardmask, followed by a lithography stack, and a patterned resist having been formed on the lithography stack according to an embodiment of the present invention; -
FIG. 3 is a cross-sectional diagram illustrating the pattern from the resist having been transferred to the lithography stack according to an embodiment of the present invention; -
FIG. 4 is a cross-sectional diagram illustrating the pattern having been transferred to the tone invert layer according to an embodiment of the present invention; -
FIG. 5 is a cross-sectional diagram illustrating the resist having been removed according to an embodiment of the present invention; -
FIG. 6 is a cross-sectional diagram illustrating the lithography stack having been removed, and that the pattern present in the tone invert layer includes a plurality of trenches according to an embodiment of the present invention; -
FIG. 7A is a cross-sectional diagram illustrating a magnified view of a portion of the structure ofFIG. 6 wherein additional material, that is the same material as the tone invert layer, has (optionally) been formed on sidewalls of the trenches in the tone invert layer reducing the width of the trenches according to an embodiment of the present invention; -
FIG. 7B is a cross-sectional diagram illustrating a magnified view of a portion of the structure ofFIG. 6 wherein additional material, that is the same material as the tone invert layer, has (optionally) been selectively deposited on the tone invert layer reducing the width of the trenches according to an embodiment of the present invention; -
FIG. 8 is a diagram illustrating an exemplary methodology for depositing the additional material onto the tone invert layer according to an embodiment of the present invention; -
FIG. 9 is a cross-sectional diagram illustrating inverse tone etch masks having been formed in the trenches according to an embodiment of the present invention; -
FIG. 10 is a cross-sectional diagram illustrating an exemplary configuration of the hardmask having an amorphous silicon layer on top of a nitride hardmask according to an embodiment of the present invention; -
FIG. 11 is a cross-sectional diagram illustrating a (second) lithography stack having been deposited on the tone invert layer/inverse tone etch masks, and a patterned resist having been formed on the lithography stack according to an embodiment of the present invention; -
FIG. 12 is a top-down diagram illustrating how the patterned resist has rounded corners according to an embodiment of the present invention; -
FIG. 13 is a cross-sectional diagram illustrating the patterned resist having been used to pattern the lithography stack to define a save mask over the tone invert layer with opposite ends that align with the outer inverse tone etch masks, and the save mask having been used to pattern the tone invert layer according to an embodiment of the present invention; -
FIG. 14 is a top-down diagram illustrating removal of the exposed tone invert layer selective to the inverse tone etch masks according to an embodiment of the present invention; -
FIG. 15 is a cross-sectional diagram illustrating an isotropic etch having been used to remove the outer inverse tone etch masks according to an embodiment of the present invention; -
FIG. 16 is a top-down diagram illustrating the inverse tone etch masks outside of the save mask having been removed according to an embodiment of the present invention; -
FIG. 17 is a three-dimensional diagram illustrating the inverse tone etch masks having been used to pattern the hardmask into a plurality of individual fin hardmasks, and the fin hardmasks having been used to pattern fins in the wafer according to an embodiment of the present invention; and -
FIG. 18 is a three-dimensional diagram illustrating an exemplary finFET device according to an embodiment of the present invention. - Provided herein are techniques for reducing fin length variability and slivers due to corner rounding using an inverse tone lithography process combined with an isotropic fin etch component. As described above, semiconductor fins typically are patterned using lithography, followed by a cut or ‘save’ lithography step in the orthogonal direction to define the fin length. Corner rounding in the save pattern can, however, result in fin length variability and slivers. See, for example,
FIG. 1 . - What is shown in
FIG. 1 is a plurality offins 102 after a fin lithography (along the y-direction) has been performed, followed by a fin save (along the x-direction) in accordance with a conventional process. Corner rounding during the fin cut results in fin length variations. For instance, themiddle fins 102 have a length L1 whereas the end fins have a length L2, wherein L1>L2. As provided above, this fin length variability is undesirable as it leads to variation in device performance from fin-to-fin. Also, any misalignment of the save pattern (not shown) over the fins 102 (e.g., along the x-direction) can result in slivers of a fin unintentionally being left behind. - Advantageously, the present techniques avoid fin length variability and slivers using an inverse tone lithography process combined with an isotropic fin etch component which involves protecting more fins than are needed, and pushing the corner rounding to outside of those fins that are to be kept. An exemplary embodiment employing these techniques is now described by way of reference to
FIGS. 2-19 . - As shown in
FIG. 2 , the process begins with awafer 202 onto which ahardmask 204 is deposited. A tone invertlayer 206 is deposited onto thehardmask 204, followed by alithography stack 208. Finally, a patternedresist 210 is formed on thelithography stack 208. - According to an exemplary embodiment,
wafer 202 is a bulk semiconductor wafer, such as a bulk silicon (Si), bulk germanium (Ge), bulk silicon germanium (SiGe) and/or bulk III-V semiconductor wafer. Alternatively,wafer 202 can be a semiconductor-on-insulator (SOI) wafer. A SOI wafer includes a SOI layer separated from an underlying substrate by a buried insulator. When the buried insulator is an oxide it is referred to herein as a buried oxide or BOX. The SOI layer can include any suitable semiconductor, such as Si, Ge, SiGe, and/or a III-V semiconductor. - Suitable materials for the
hardmask 204 include, but are not limited to, nitride hardmask materials such as silicon nitride (SiN) and/or silicon oxycarbonitride (SiOCN). For instance, according to an exemplary embodiment, thehardmask 204 is a nitride hardmask. Embodiments are also contemplated herein where thehardmask 204 includes an amorphous silicon (a-Si) layer on top of a nitride hardmask. According to an exemplary embodiment, thehardmask 204 has a thickness of from about 80 nanometers (nm) to about 150 nm and ranges therebetween. Processes such as chemical vapor deposition (CVD) or atomic layer deposition (ALD) can be used to deposit the hardmask materials. - Suitable materials for the
tone invert layer 206 include, but are not limited to, oxide materials such as SiO2 and/or SiOC. According to an exemplary embodiment, thetone invert layer 206 has a thickness of from about 50 nm to about 100 nm and ranges therebetween. Processes such as CVD or ALD can be used to deposit thetone invert layer 206. - A variety of configurations are contemplated herein for the
lithography stack 208. For instance, in one exemplary embodiment thelithography stack 208 includes an organic planarizing layer (OPL) on thetone invert layer 206, and an antireflective coating (ARC) on the OPL, i.e., OPL/ARC. Embodiments are also contemplated herein where thelithography stack 208 simply includes an ARC under the patternedphotoresist 210. According to an exemplary embodiment, thelithography stack 208 has a thickness of from about 30 nm to about 80 nm and ranges therebetween. Processes such as CVD or ALD can be used to deposit the lithography stack material(s). - To form the patterned resist 210 on the
lithography stack 208, a resist material is deposited onto thelithography stack 208, and standard lithography and etching techniques are used to pattern the resist layer. Preferably, the resist is printed at the smallest possible space at a given pitch. Later, when the pattern is transferred to thetone invert layer 206, steps can (optionally) be taken to narrow the space if so desired. - Next, as shown in
FIG. 3 , the pattern from the resist 210 is transferred to thelithography stack 208. According to an exemplary embodiment, the pattern is transferred to thelithography stack 208 using a directional (anisotropic) etching process such as reactive ion etching (RIE). - The pattern is then transferred to the
tone invert layer 206. SeeFIG. 4 . As provided above, thetone invert layer 206 can be formed from an oxide material. In that case, a RIE process that etches oxide selective to the lithography stack can be employed to pattern thetone invert layer 206, stopping on thehardmask 204. Following patterning of thetone invert layer 206, any remaining resist 210 can be removed. SeeFIG. 5 . Depending on the particular resist material being used, a standard wet and/or dry etching process can be used to clear the remaining resist 210 from thelithography stack 208. - The remaining
lithography stack 208 is next removed. SeeFIG. 6 . Again, a standard wet and/or dry etching process can be used to remove thelithography stack 208 from thetone invert layer 206. - As shown in
FIG. 6 , the pattern now present in thetone invert layer 206 includes a plurality oftrenches 602 patterned in thetone invert layer 206. Thesetrenches 602 will later be filled with an inverse tone etch mask which will ultimately be used to pattern the fin hardmask and subsequently the fins. As also shown inFIG. 6 , as patterned thetrenches 602 have a width W which is based on the lithographically defined resist 210 (see above). According to an exemplary embodiment, W is from about 10 nm to about 20 nm and ranges therebetween. As provided above, the resist can be printed at the smallest possible space at a given pitch. However, if thinner fins are required for a given application, the width W can be narrowed (i.e., reduced to W′, wherein W>W′) as now described in conjunction with the description ofFIG. 7A . -
FIG. 7A depicts a magnified view of a portion of the structure (see dashed box inFIG. 6 ). To narrow the width in thetrenches 602, additionaltone invert material 702 can be deposited (conformally) onto the tone invert layer 206 (i.e., along the sidewalls of the trenches 602), and thereby reducing the width from W to W′. SeeFIG. 7A . According to an exemplary embodiment, W′ is from about 2 nm to about 15 nm and ranges therebetween. - According to an exemplary embodiment, the
tone invert material 702 used is the same material as the tone invert layer 206 (e.g., an oxide material such as SiO2 and/or SiOC—see above). However, it is not required to use the same material for both tone invert layers. For instance,tone invert layer 206 can be formed from SiO2 while thetone invert material 702 is SiOC, or vice versa. - In general, the goal is to place the
tone invert material 702 selectively on thetone invert layer 206. Namely, one wants to narrow thetrenches 602 from the sides, but not fully cover over thehardmask 204 at the bottom of thetrenches 602. Several different approaches for accomplishing this are contemplated herein. For instance, as shown inmethodology 800 ofFIG. 8 , instep 802 thetone invert material 702 is deposited using a conformal deposition process such as ALD over thetone invert layer 206 and on the surface of the exposedhardmask 204 at the bottom of thetrenches 602. The thickness of the depositedtone invert material 702 depends on the desired amount to reduce the width W. So, for instance, if W is 15 nm and the required W′ is 10 nm, then the thickness t of thetone invert material 702 is t=(W−W′)/2=>t=2.5 nm. - In
step 804, the depositedtone invert material 702 is then etched back to expose theunderlying hardmask 204 in thetrenches 602. A directional etching process such as RIE can be employed for the recess etch. As a result, thetone invert material 702 closes the width in the trenches 602 (i.e., from W to W′) from the sides, while thehardmask 204 remains exposed at the bottoms of thetrenches 602, forming the structure shown inFIG. 7A . - In another approach, the
tone invert material 702 is deposited selectively (e.g., using a conformal deposition process such as ALD) on the top and sidewalls of thetone invert layer 206, but not on thehardmask 204 at the bottom of thetrenches 602. The result is the structure shown inFIG. 7B . According to an exemplary embodiment, thetone invert layer 206 andtone invert material 702 are both oxides and a selective process (for growth of oxide on oxide) is employed. See, for example, Mameli et al., “Area-Selective Atomic Layer Deposition of SiO2 Using Acetylacetone as a Chemoselective Inhibitor in an ABC-Type Cycle,” ACS Nano, 11, pgs. 9303-9311 (August 2017), the contents of which are incorporated by reference as if fully set forth herein. - In the figures that follow, the use of additional
tone invert material 702 along the sidewalls of thetrenches 602 is not specifically highlighted. However, it is to be understood that this optional step to narrow thetrenches 602 can be performed, if so desired, such that thetrenches 602 from this point on in the process flow will have a reduced width W′. - Next, inverse tone etch masks 902 are formed in the
trenches 602. SeeFIG. 9 . There are several requirements for the inverse tone etch masks 902. First, the inverse tone etch masks 902 should have deposition or growth selectivity to thetone invert layer 206, meaning that growth/deposition of the material used to form the inverse tone etch masks 902 should be selective to exposed surfaces of thehardmask 204 at the bottoms of thetrenches 602, as opposed to on the tone invert layer. That way, the inverse tone etch masks 902 can be formed in thetrenches 602 without worrying about voids. For instance, voids may occur when growth/deposition occurs on all surfaces of the trenches rather than just up from the bottom due to pinching off of the trenches prior to them being filled. Second, the inverse tone etch masks 902 should have etch selectivity to thehardmask 204. Namely, the inverse tone etch masks 902 will be used to pattern thehardmask 204 into a plurality of individual fin hardmasks (see below). Third, the inverse tone etch masks 902 should be removable by an isotropic (i.e., non-directional) etching process such as a wet etch. As will be described in detail below, following patterning of a save mask (for a fin cut in the horizontal direction), an etch will be used to remove the exposed inverse tone etch masks 902. The etch will have an isotropic component to access (and remove) the inverse tone etch masks 902 just under the outer edges of the save mask which otherwise would undesirably have a decreased length due to corner rounding in the save mask. - By way of example only, suitable materials for the inverse tone etch masks 902 include, but are not limited to, nitride materials such as SiN and/or SiOCN and/or metal oxides such as titanium dioxide (TiO2) and/or ruthenium oxide (RuO2). Further, it is notable that a greater number of the inverse tone etch masks 902 are formed than will be used for fin patterning, since the outer inverse tone etch masks 902 will be removed (prior to fin etching) to eliminate any length variation due to corner rounding in the save mask used to define the fin length.
- According to one exemplary embodiment, the inverse tone etch masks 902 are grown in the
trenches 602 using a selective bottom-up gap-fill process whereby the inverse tone etch masks 902 are grown up from the exposedhardmask 204 at the bottom of thetrenches 602. For instance, as provided above, thehardmask 204 can be a nitride hardmask. In that case, steps can be taken to enhance growth of a metal oxide material for the inverse tone etch masks 902 on the nitride surfaces of thehardmask 204 as compared to on the oxide surfaces of thetone invert layer 206. - For instance, a chemical oxide removal (COR)/Siconi™ dry chemical etch-type preclean can be used to form hydroxyl groups on the oxide surfaces of the tone invert layer 206 (which will also remove native oxides from the nitride surfaces of the hardmask 204), followed by hexamethyldisilazane (HMDS)/self-assembled monolayer (SAM) treatment to form a hydrophobic surface. The nitride surfaces of the
hardmask 204 will react much slower to this HMDS/SAM treatment, which in turn will decrease the metal precursor adsorption sites for the oxide surfaces of thetone invert layer 206 and enable selective growth of metal oxide inverse tone etch masks 902 on the nitride surfaces of thehardmask 204. Suitable techniques for enhancing growth of metals on nitride substrates are also described, for example, in Yim et al., “Nucleation kinetics of Ru on silicon oxide and silicon nitride surfaces deposited by atomic layer deposition,” Journal of Applied Physics 103, 113509 (June 2008), the contents of which are incorporated by reference as if fully set forth herein. - A process for selectively growing nitride inverse tone etch masks 902 on the
hardmask 204 when thehardmask 204 includes an a-Si layer on a nitride hardmask (see above) may also be employed. See, for example,FIG. 10 wherein an exemplary of thehardmask 204 is shown having ana-Si layer 1002 on top of anitride hardmask 1004. Techniques for selectively depositing a nitride material on a silicon surface are described, for example, in U.S. PatentApplication Publication Number 2017/0263438 by Li et al., entitled “Methods and apparatus for Selective Dry Etch” (hereinafter “U.S. PatentApplication Publication Number 2017/0263438”), the contents of which are incorporated by reference as if fully set forth herein. For instance, according to U.S. PatentApplication Publication Number 2017/0263438 a SiN film is selectively formed on a Si substrate by exposure first to a silicon precursor that reacts with the substrate surface, followed by a nitrogen reactant that reacts with the silicon molecules on the substrate surface). - According to another exemplary embodiment, the inverse tone etch masks 902 are deposited in the
trenches 602 using induced material selectivity, whereby a surface treatment of thehardmask 204 is performed (prior to depositing thetone invert layer 206 on the hardmask 204) such that deposition of the material for the inverse tone etch masks 902 occurs selectively on the treated surface. For instance, surface treatments with noble metals such as platinum can be used for area-selective ALD of metal oxides via oxygen dissociation of the noble metal surfaces. See, for example, Singh et al., “Area-Selective Atomic Layer Deposition of Metal Oxides on Noble Metals through Catalytic Oxygen Activation,” Chem. Mater. 2018, 30, pgs. 663-670 (published December 2017), the contents of which are incorporated by reference as if fully set forth herein. - Further, the
hardmask 204 material may itself have an inherent selectivity for deposition of the inverse tone etch masks 902. For instance, by controlling the temperature of an ALD process, selective deposition of nitride inverse tone etch masks 902 on a-Si surfaces of thehardmask 204 can be achieved over the oxide surfaces of thetone invert layer 206. See, for example, Ooba et al., “Self-Limiting Atomic-Layer Selective Deposition of Silicon Nitride by Temperature-Controlled Method,” Extended Abstracts of the 1998 International Conference on Solid State Devices and Materials, September 1998, pp. 22-23, the contents of which are incorporated by reference as if fully set forth herein. - A (second)
lithography stack 1102 is then deposited on thetone invert layer 206/inverse tone etch masks 902, and a patterned resist 1104 is formed on thelithography stack 1102. SeeFIG. 11 . Thislithography stack 1102 and patterned resist 1104 will be used to pattern a save mask marking the location of the save to be performed in the orthogonal direction to define the fin length. As above, thelithography stack 1102 can have a variety of different configurations. For instance, in one exemplary embodiment, thelithography stack 1102 includes an OPL on thetone invert layer 206/inverse tone etch masks 902, and an ARC on the OPL, i.e., OPL/ARC. Embodiments are also contemplated herein where thelithography stack 1102 simply includes an ARC under the patterned resist 1104. - As provided above, standard lithography and etching techniques can be used to form the patterned resist 1104 on the
lithography stack 1102. The patterned resist 1104 marks the footprint and location of the save mask. Notably, the ends of the save mask will align with the outer inverse tone etch masks 902. As will be described in detail below, this configuration will enable selective removal of thetone invert layer 206 outside of the save mask, followed by selective removal (via an isotropic etch) of the outer inverse tone etch masks 902 in order to prevent fin length variability due to corner rounding of the save mask. - Namely, switching to a top-down view (e.g., from viewpoint A—see
FIG. 11 ), as shown inFIG. 12 the patterned resist 1104 will have rounded corners since the lithography and etching used to pattern the resist 1104 cannot produce sharp corners. Once that pattern is transferred to thelithography stack 1102 and then onto the underlying inverse tone etch masks 902, the outer inverse tone etch masks 902 under the rounded corners would undesirably be cut to a shorter length due to the rounding. However, the present techniques advantageously employ an isotropic etch to remove those outer inverse tone etch masks 902 preventing length variability when the inverse tone etch mask pattern is transferred to thehardmask 204 and then onto theunderlying wafer 202. - The patterned resist 1104 is then used to pattern the
lithography stack 1102 to define the save mask over thetone invert layer 206/inverse tone etch masks 902. SeeFIG. 13 . Notably, as shown inFIG. 13 , opposite ends of the save mask align with the outer inverse tone etch masks 902. While it is difficult to align the ends of the save mask precisely with the edges of the outer inverse tone etch masks 902, it is not necessary to do so, as long as the ends of the save mask align with the tops of the outer inverse tone etch masks 902 which have a wide-enough width to land on. This width is within the alignment and overlay tolerances of state of the art lithography tools. Further, it is notable that, even if the ends of the save mask and the outer inverse tone etch masks 902 misalign due to alignment and overlay errors in the save lithography process, they are still far enough away from the (inner) fins of interest. Any slivers formed because of potential misalignment will still be removed by the isotropic etch. - Next, as shown in
FIG. 13 , the save mask is then used to pattern thetone invert layer 206. According to an exemplary embodiment, an anisotropic (directional) etching process such as reactive ion etching (RIE) is used in this step to remove the exposed/unmasked portions of thetone invert layer 206, exposing the outer inverse tone etch masks 902. As provided above, there is etch selectivity between the inverse tone etch masks 902 and thetone invert layer 206. As such, the outer inverse tone etch masks 902 remain in place following RIE of thetone invert layer 206. SeeFIG. 13 . See alsoFIG. 14 which provides a top-down view (e.g., from viewpoint B—seeFIG. 13 ) which illustrates removal of the exposedtone invert layer 206 selective to the inverse tone etch masks 902.Tone invert layer 206, however, remains surrounding the inverse tone etch masks 902 beneath the save mask. - An isotropic (non-directional) etch such as a wet etch is then used to remove the outer inverse tone etch masks 902. See
FIG. 15 . Since there is etch selectivity between the inverse tone etch masks 902 and thetone invert layer 206, the inner inverse tone etch masks 902 are protected from the isotropic etch by thetone invert layer 206. See alsoFIG. 16 which provides a top-down view (e.g., from viewpoint C—seeFIG. 16 ) which illustrates the inverse tone etch masks 902 outside of the save mask having been removed. As highlighted above, this is the etch that defines the fin length. Advantageously, since the outer inverse tone etch masks 902 have been removed, the inner inverse tone etch masks 902 present under the save mask (shown with dashed lines) all have a uniform length L. - Thus, after removal of the save mask (patterned resist 1102 and lithography stack 1104) and remaining
tone invert layer 206, inverse tone etch masks 902 of a uniform length L are achieved. SeeFIG. 17 (which provides a three-dimensional view). As provided above, there is etch selectivity between the inverse tone etch masks 902 and thehardmask 204. Accordingly, the inverse tone etch masks 902 are then used to pattern thehardmask 204 into a plurality ofindividual fin hardmasks 1702. A directional etching process such as RIE can be used for the fin hardmask etch. The fin hardmasks 1702 are then in turn used topattern fins 1704 in thewafer 202. Again, a directional etching process such as RIE can be used for the fin etch. Based on the uniform length L of the inverse tone etch masks 902, thefins 1704 too will have a uniform length. -
Fins 1704 fabricated by the above-described process can be used for a variety of different, non-limiting applications. For instance,fins 1704 can serve as the fin channels in lateral fin field-effect transistor (FET) finFET devices, vertical FET devices, etc. For illustrative purposes only,FIG. 18 illustrates anexemplary finFET device 1800 that may be formed in accordance with the present techniques. - As shown in
FIG. 18 ,finFET device 1800 includes agate 1802 over the fins 1704 (i.e.,gate 1802 is present over portions of thefins 1704 that serve as a channel region of finFET device 1800). Source and drains 1804 and 1806 are present over portions of thefins 1704 extending out from under thegate 1802.Spacers 1808 offset thegate 1802 from the source and drains 1804 and 1806. Advantageously, based on the above-described process, thefins 1704 have a uniform length, thereby unifying device performance from fin-to-fin. By ‘uniform’, it is meant that the length of thefins 1704 varies by less than about 2% from fin-to-fin. Further, as provided above, the present techniques advantageously permit the tuning of the width of the fins by adjusting the width of thetrenches 602 patterned in thetone invert layer 206, i.e., from W to W′, see above. For instance, as described above, thetone invert layer 206 can be printed (lithographically) at the smallest possible space at a given pitch. The width can then be further reduced, as desired, using additionaltone invert material 702. Thus, a variety of fin dimensions can be achieved, even those at a sub-lithographic scale. - Although illustrative embodiments of the present invention have been described herein, it is to be understood that the invention is not limited to those precise embodiments, and that various other changes and modifications may be made by one skilled in the art without departing from the scope of the invention.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/737,737 US20200144069A1 (en) | 2018-06-05 | 2020-01-08 | Semiconductor Fin Length Variability Control |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/000,485 US10535529B2 (en) | 2018-06-05 | 2018-06-05 | Semiconductor fin length variability control |
US16/737,737 US20200144069A1 (en) | 2018-06-05 | 2020-01-08 | Semiconductor Fin Length Variability Control |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/000,485 Division US10535529B2 (en) | 2018-06-05 | 2018-06-05 | Semiconductor fin length variability control |
Publications (1)
Publication Number | Publication Date |
---|---|
US20200144069A1 true US20200144069A1 (en) | 2020-05-07 |
Family
ID=68694185
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/000,485 Active US10535529B2 (en) | 2018-06-05 | 2018-06-05 | Semiconductor fin length variability control |
US16/737,737 Abandoned US20200144069A1 (en) | 2018-06-05 | 2020-01-08 | Semiconductor Fin Length Variability Control |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/000,485 Active US10535529B2 (en) | 2018-06-05 | 2018-06-05 | Semiconductor fin length variability control |
Country Status (1)
Country | Link |
---|---|
US (2) | US10535529B2 (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140231891A1 (en) * | 2013-02-15 | 2014-08-21 | International Business Machines Corporation | Mim capacitor in finfet structure |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8003466B2 (en) | 2008-04-08 | 2011-08-23 | Advanced Micro Devices, Inc. | Method of forming multiple fins for a semiconductor device |
US8440517B2 (en) | 2010-10-13 | 2013-05-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET and method of fabricating the same |
US8629040B2 (en) * | 2011-11-16 | 2014-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for epitaxially growing active regions between STI regions |
US8846490B1 (en) | 2013-03-12 | 2014-09-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating a FinFET device |
US9412818B2 (en) | 2013-12-09 | 2016-08-09 | Qualcomm Incorporated | System and method of manufacturing a fin field-effect transistor having multiple fin heights |
CN105336587B (en) | 2014-06-17 | 2018-05-15 | 中芯国际集成电路制造(北京)有限公司 | Semiconductor devices and its manufacture method |
EP3238243B1 (en) | 2014-12-26 | 2021-08-25 | Intel Corporation | High mobility nanowire fin channel on silicon substrate formed using sacrificial sub-fin |
US9747408B2 (en) | 2015-08-21 | 2017-08-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Generating final mask pattern by performing inverse beam technology process |
JP6620034B2 (en) | 2016-02-24 | 2019-12-11 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
WO2017160649A1 (en) | 2016-03-13 | 2017-09-21 | Applied Materials, Inc. | Methods and apparatus for selective dry etch |
-
2018
- 2018-06-05 US US16/000,485 patent/US10535529B2/en active Active
-
2020
- 2020-01-08 US US16/737,737 patent/US20200144069A1/en not_active Abandoned
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140231891A1 (en) * | 2013-02-15 | 2014-08-21 | International Business Machines Corporation | Mim capacitor in finfet structure |
Also Published As
Publication number | Publication date |
---|---|
US10535529B2 (en) | 2020-01-14 |
US20190371613A1 (en) | 2019-12-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11145553B2 (en) | Nonplanar device and strain-generating channel dielectric | |
TWI761876B (en) | Manufacturing method of semiconductor device and plasma processing apparatus | |
US9508850B2 (en) | Epitaxial block layer for a fin field effect transistor device | |
US7042009B2 (en) | High mobility tri-gate devices and methods of fabrication | |
US7396711B2 (en) | Method of fabricating a multi-cornered film | |
US8470713B2 (en) | Nitride etch for improved spacer uniformity | |
US6835662B1 (en) | Partially de-coupled core and periphery gate module process | |
US7629220B2 (en) | Method for forming a semiconductor device and structure thereof | |
US9490129B2 (en) | Integrated circuits having improved gate structures and methods for fabricating same | |
US9123654B2 (en) | Trilayer SIT process with transfer layer for FINFET patterning | |
US20080113483A1 (en) | Methods of etching a pattern layer to form staggered heights therein and intermediate semiconductor device structures | |
US20170141199A1 (en) | Method for Forming a Field Effect Transistor Device Having an Electrical Contact | |
US8759172B2 (en) | Etch stop layer formation in metal gate process | |
US7084018B1 (en) | Sacrificial oxide for minimizing box undercut in damascene FinFET | |
US10304744B1 (en) | Inverse tone direct print EUV lithography enabled by selective material deposition | |
KR20110057235A (en) | Transistor with a passive gate and methods of fabricating the same | |
US7064024B2 (en) | Semiconductor device and method of fabricating the same | |
US10923348B2 (en) | Gate-all-around field effect transistor using template-assisted-slective-epitaxy | |
US9034767B1 (en) | Facilitating mask pattern formation | |
CN104821332A (en) | Semiconductor device structure and manufacturing method | |
Pargon et al. | New route for selective etching in remote plasma source: Application to the fabrication of horizontal stacked Si nanowires for gate all around devices | |
US20230207632A1 (en) | Vertical field effect transistor with crosslink fin arrangement | |
US20200144069A1 (en) | Semiconductor Fin Length Variability Control | |
US9054214B1 (en) | Methodology of forming CMOS gates on the secondary axis using double-patterning technique | |
CN114388352A (en) | Semiconductor structure and forming method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JOSEPH, PRAVEEN;DE SILVA, EKMINI A.;SIEG, STUART A.;AND OTHERS;REEL/FRAME:051456/0059 Effective date: 20180601 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |