US20200036366A1 - Techniques for generating multiple low noise reference voltages - Google Patents
Techniques for generating multiple low noise reference voltages Download PDFInfo
- Publication number
- US20200036366A1 US20200036366A1 US16/048,860 US201816048860A US2020036366A1 US 20200036366 A1 US20200036366 A1 US 20200036366A1 US 201816048860 A US201816048860 A US 201816048860A US 2020036366 A1 US2020036366 A1 US 2020036366A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- reference voltage
- stages
- circuit
- voltages
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 25
- 239000000872 buffer Substances 0.000 claims description 21
- 230000000295 complement effect Effects 0.000 claims description 6
- 238000006880 cross-coupling reaction Methods 0.000 claims description 5
- 238000005259 measurement Methods 0.000 claims description 2
- 230000008878 coupling Effects 0.000 claims 1
- 238000010168 coupling process Methods 0.000 claims 1
- 238000005859 coupling reaction Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 230000015654 memory Effects 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 239000000203 mixture Substances 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
- 238000004590 computer program Methods 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000009472 formulation Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 238000010079 rubber tapping Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000009966 trimming Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
- H03K3/011—Modifications of generator to compensate for variations in physical values, e.g. voltage, temperature
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
- G05F1/565—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor
- G05F1/567—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor for temperature compensation
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
- G05F1/575—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices characterised by the feedback circuit
-
- A61B5/04284—
-
- A—HUMAN NECESSITIES
- A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
- A61B—DIAGNOSIS; SURGERY; IDENTIFICATION
- A61B5/00—Measuring for diagnostic purposes; Identification of persons
- A61B5/24—Detecting, measuring or recording bioelectric or biomagnetic signals of the body or parts thereof
- A61B5/30—Input circuits therefor
- A61B5/307—Input circuits therefor specially adapted for particular uses
- A61B5/308—Input circuits therefor specially adapted for particular uses for electrocardiography [ECG]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/60—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors
- H03K17/602—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors in integrated circuits
-
- A—HUMAN NECESSITIES
- A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
- A61B—DIAGNOSIS; SURGERY; IDENTIFICATION
- A61B2560/00—Constructional details of operational features of apparatus; Accessories for medical measuring apparatus
- A61B2560/02—Operational features
- A61B2560/0204—Operational features of power management
- A61B2560/0209—Operational features of power management adapted for power saving
-
- A—HUMAN NECESSITIES
- A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
- A61B—DIAGNOSIS; SURGERY; IDENTIFICATION
- A61B2560/00—Constructional details of operational features of apparatus; Accessories for medical measuring apparatus
- A61B2560/02—Operational features
- A61B2560/0204—Operational features of power management
- A61B2560/0214—Operational features of power management of power generation or supply
-
- A—HUMAN NECESSITIES
- A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
- A61B—DIAGNOSIS; SURGERY; IDENTIFICATION
- A61B5/00—Measuring for diagnostic purposes; Identification of persons
- A61B5/24—Detecting, measuring or recording bioelectric or biomagnetic signals of the body or parts thereof
- A61B5/30—Input circuits therefor
- A61B5/302—Input circuits therefor for capacitive or ionised electrodes, e.g. metal-oxide-semiconductor field-effect transistors [MOSFET]
-
- A—HUMAN NECESSITIES
- A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
- A61B—DIAGNOSIS; SURGERY; IDENTIFICATION
- A61B5/00—Measuring for diagnostic purposes; Identification of persons
- A61B5/72—Signal processing specially adapted for physiological signals or for diagnostic purposes
- A61B5/7203—Signal processing specially adapted for physiological signals or for diagnostic purposes for noise prevention, reduction or removal
Definitions
- This document pertains generally, but not by way of limitation, to integrated circuits, and more particularly, to voltage reference circuits.
- One circuit that may be used to provide a constant reference source is a bandgap voltage reference.
- Bandgap voltage reference circuits are designed to sum two voltages with opposite temperature slopes.
- One of the voltages is a Complementary-To-Absolute Temperature (CTAT) voltage typically provided by a base-emitter voltage (V BE ) of a forward biased bipolar transistor.
- CTAT Complementary-To-Absolute Temperature
- V BE base-emitter voltage
- PTAT Proportional-To-Absolute Temperature
- the reference voltages can be generated using a chain of ⁇ V BE cells.
- a cross-quad ⁇ V BE -cell-based bandgap voltage reference can cancel out noise of associated current sources by forcing them to correlate.
- Several ⁇ V BE stages can be cascaded together to generate an appreciable PTAT component that can cancel the CTAT component from V BE .
- only BJTs are used-without requiring use of an amplifier—to generate the bandgap voltages; in this way, extremely low noise voltage references can be generated.
- the PTAT and the CTAT voltages can be combined to generate a bandgap voltage of approximately V G0 or approximately 2V G0 .
- this disclosure is directed to a voltage reference circuit to generate at least a first reference voltage and a second reference voltage.
- the circuit comprises a plurality of cascaded ⁇ V BE stages, each ⁇ V BE stage including four bipolar junction transistors (BJTs) connected in a cross-quad configuration, each ⁇ V BE stage arranged to generate a proportional to absolute temperature (PTAT) voltage, the plurality of ⁇ V BE stages cascaded such that their PTAT voltages are summed; a first reference voltage stage cascaded within the plurality of ⁇ V BE stages, the first reference voltage arranged to offset a complementary to absolute temperature (CTAT) voltage with a first sum of PTAT voltages to provide the first reference voltage; and a second reference voltage stage cascaded within the plurality of ⁇ V BE stages, the second reference voltage stage coupled to the summed PTAT voltages, the second reference voltage stage arranged to generate multiple V BE voltages that are summed with a second sum of PTAT voltages to provide the second reference voltage
- this disclosure is directed to a method of generating at least a first reference voltage and a second reference voltage.
- the method comprises cascading a plurality of ⁇ V BE stages, each ⁇ V BE stage including four bipolar junction transistors (BJTs) connected in a cross-quad configuration; generating, at each ⁇ V BE stage, a proportional to absolute temperature (PTAT) voltage and summing the PTAT voltages of the plurality of cascaded ⁇ V BE stages; offsetting, using a first reference voltage stage, a complementary to absolute temperature (CTAT) voltage with a first sum of PTAT voltages to provide the first reference voltage; generating multiple V BE voltages, using a second reference voltage stage cascaded within the plurality of ⁇ V BE stages; and summing the multiple V BE voltages with a second sum of PTAT voltages to provide the second reference voltage.
- PTAT proportional to absolute temperature
- CTAT complementary to absolute temperature
- this disclosure is directed to a voltage reference circuit to generate at least a first reference voltage and a second reference voltage.
- the circuit comprises a plurality of cascaded ⁇ V BE stages, each ⁇ V BE stage including four bipolar junction transistors (BJTs) connected in a cross-quad configuration; at each ⁇ V BE stage, means for generating a proportional to absolute temperature (PTAT) voltage and means for summing the PTAT voltages of the plurality of cascaded ⁇ V BE stages; means for offsetting a complementary to absolute temperature (CTAT) voltage with a first sum of PTAT voltages to provide the first reference voltage; means for generating multiple V BE voltages; and means for summing the multiple V BE voltages with a second sum of PTAT voltages to provide the second reference voltage.
- PTAT proportional to absolute temperature
- CTAT complementary to absolute temperature
- FIG. 1 is a schematic diagram of an example of a cross-quad ⁇ V BE cell.
- FIGS. 2A and 2B are a schematic diagram of an example of a power-efficient and low-noise reference voltage generation and distribution scheme that can generate two reference voltages, in accordance with various techniques of this disclosure.
- FIG. 3 is a schematic diagram of an example of a multi-channel circuit that can implement various techniques of this disclosure.
- a bandgap voltage reference is a type of voltage reference circuit having a low or zero temperature coefficient (TC).
- the low TC is achieved by generating a voltage having a positive TC, or Proportional-To-Absolute Temperature (PTAT) voltage, and summing it with a voltage having a negative TC, or Complementary-To-Absolute Temperature (CTAT) voltage, to create a reference voltage with a first-order zero TC.
- PTAT Proportional-To-Absolute Temperature
- CAT Complementary-To-Absolute Temperature
- an amplifier can provide equal currents to two bipolar junction transistors (BJTs) Q 1 and Q 2 .
- BJTs bipolar junction transistors
- the current densities of Q 1 and Q 2 are intentionally made different, e.g., by emitter area scaling or current scaling, such that the base-emitter voltages (V BE ) for the two transistors are different.
- This difference, or ⁇ V BE is a PTAT voltage that appears across a resistor. It can be gained and summed with the V BE of Q 1 , which is a CTAT voltage, to generate a reference voltage V REF , which is given by Equation (1):
- G1 is the V BE gain
- G2 is the PTAT gain
- k is Boltzmann's constant
- T is the temperature in Kelvin
- q is the charge of an electron
- N is the ratio of the current densities.
- the gain, G can be arranged such that the total temperature dependence is small.
- the ratio of current densities of Q 1 and Q 2 can be altered by changing the relative emitter areas, scaling the relative collector currents, or both.
- a voltage reference circuit capable of providing ultra-low noise performance is described in commonly assigned U.S. Pat. No. 9,285,820 to Kalb et al., titled “Ultra-low Noise Voltage Reference Circuit” and filed on Feb. 1, 2013, the entire contents of which being incorporated herein by reference.
- the voltage reference circuit included a plurality of ⁇ VBE cells, each including four bipolar junction transistors (BJTs) connected in a cross-quad configuration and arranged to generate a ⁇ VBE voltage.
- the plurality of ⁇ VBE cells are stacked such that their ⁇ VBE voltages are summed.
- a last stage is coupled to the summed ⁇ VBE voltages.
- the last stage is arranged to generate a VBE voltage which is summed with the ⁇ VBE voltages to provide a reference voltage.
- This arrangement serves to cancel out the first-order noise and mismatch associated with the two current sources present in each ⁇ VBE cell, such that the present voltage reference circuit provides ultra-low 1/f noise in the bandgap voltage output.
- a low noise signal path can benefit from low noise voltage references.
- a higher reference voltage value can be desirable for higher dynamic range signals whereas a signal path with a lower reference voltage can be desirable for lower dynamic range signals.
- An integrated circuit die may have both kinds of signal paths present and, as such, it may be desirable to have two different reference voltages.
- One way to generate two reference voltages can be to generate a higher reference voltage (e.g., ⁇ 2.4V) and then generate a lower reference voltage from it through a resistor ladder.
- a higher reference voltage e.g., ⁇ 2.4V
- such a simple solution may not be desirable because of cross-coupling of noise between the two reference voltage nodes because one reference voltage is generated based on the other.
- the present inventors have recognized the desirability of providing a low noise voltage reference circuit that can generate two separate reference voltages.
- a voltage reference circuit that can generate two separate reference voltages, as described in this disclosure can help save power and reduce die area, and can exhibit very little cross-coupling between the two references.
- the voltage reference circuit of this disclosure can help provide a power-efficient and low-noise reference voltage generation and distribution scheme.
- the techniques of this disclosure can generate two separate temperature independent reference voltages.
- the reference voltages can be generated using a chain of ⁇ V BE cells.
- a cross-quad ⁇ V BE -cell-based bandgap voltage reference can cancel out noise of associated current sources by forcing them to correlate.
- Several ⁇ V BE stages can be cascaded together to generate an appreciable PTAT component that can cancel the CTAT component from V BE .
- only BJTs are used-without requiring use of an amplifier—to generate the bandgap voltages; in this way, extremely low noise voltage references can be generated.
- the PTAT and the CTAT voltages can be combined to generate a bandgap voltage of approximately V G0 or approximately 2V G0 .
- Additional cross-quad cell stacking can be done in a single ⁇ V BE stage to leverage a higher power supply voltage, e.g., the 5V supply, such that only two such stages can give sufficient PTAT component so as to cancel the CTAT component due to V BE and generate a bandgap voltage of approximately V G0 .
- Further stages of stacked ⁇ V BE cells can be cascaded to generate more PTAT component so as to cancel a CTAT component due to 2*V BE and generate approximately 2 V G0 , such as explained further below.
- FIG. 1 is a schematic diagram of an example of a cross-quad ⁇ V BE cell.
- the “cross-quad ⁇ V BE cell” of FIG. 1 can cancel out to a first-order the noise and mismatch of the two current sources that provide currents I 1 and I 2 .
- the cross-quad ⁇ V BE cell was described in detail in commonly assigned U.S. Pat. No. 9,285,820, incorporated herein by reference including for its description of a cross-quad ⁇ V BE cell, and for purposes of conciseness, will not be described in detail again.
- the current sources can be the dominant sources of noise and mismatch in the overall ⁇ V BE output voltage.
- the voltage reference provides ultra-low 1/f noise in the bandgap voltage output, making it suitable for demanding low-noise applications such as medical instrumentation.
- one possible application is as an ultra-low-noise voltage reference for an electrocardiograph (ECG) medical application-specific standard product (ASSP).
- ECG electrocardiograph
- ASSP medical application-specific standard product
- the transistor MN 1 e.g., an N-type or other n-channel field-effect transistor (FET) can be employed as an active resistance across which the cell's output voltage ( ⁇ V BE ) appears, and transistor MN 2 , e.g., NMOS FET, can be connected as shown to drive the bases of Q 3 and Q 4 .
- transistor MN 2 can alternatively be implemented with an NPN transistor, and that the functions provided by MN 1 and MN 2 can alternatively be provided by other means such as can include other transistors or circuitry.
- the high-current-density transistor pair Q 1 and Q 4 e.g., Ix-sized devices
- the low-current-density transistor pair Q 2 and Q 3 e.g., Nx-sized devices
- the noise components introduced by MP 2 and MP 3 are forced to be correlated via the cross-quad configuration.
- the 1/f and wideband noise, and the mismatch of the PMOS current mirror transistors are rejected to an amount limited only by the beta of the NPNs used in the cross-quad configuration.
- the cross-quad configuration used in the circuit of FIGS. 2A and 2B is similar to the configuration shown in FIG. 1 .
- FIGS. 2A and 2B are a schematic diagram of an example of a power-efficient and low-noise reference voltage generation and distribution scheme that can generate two reference voltages, in accordance with various techniques of this disclosure.
- the example of a reference voltage circuit 10 can include multiple cascaded ⁇ V BE stages, e.g., stage 1 through stage 5.
- each ⁇ V BE stage can be arranged to generate a ⁇ V BE voltage and the ⁇ V BE stages can be cascaded such that their ⁇ V BE voltages are summed.
- Each ⁇ V BE stage can include four bipolar junction transistors (BJTs) connected in a cross-quad configuration.
- BJTs bipolar junction transistors
- An example of four BJTs connected in a cross-quad configuration is shown generally at 12 , with the current sources shown explicitly as transistors Q 1 -Q 4 .
- Another example of four BJTs connected in a cross-quad configuration is shown generally at 14 .
- a parallel RC network 16 can be included to compensate the feedback loop 18 .
- At least some of the ⁇ V BE stages can further include additional pairs of cross-coupled BJTs.
- Stage 1 can include additional pairs of cross-coupled BJTs, as shown generally at 20
- Stage 2 can include additional pairs of cross-coupled BJTs, as shown generally at 22 .
- the BJTs forming the additional pairs can have a ratio N of emitter areas that is greater than 1.
- the BJTs connected in a cross-quad configuration can include a ratio M of emitter areas that is greater than 1.
- all low-current density transistors e.g., Nx-sized or Mx-sized devices
- the low-current density transistors e.g., Nx-sized or Mx-sized devices
- all high-current density transistors e.g., Ix-sized devices, can have a separate scaling.
- M does not equal N.
- the actual reference value realized is approximately the band-gap voltage of silicon.
- the voltage reference Vref_1p2 can optionally be amplified through a non-inverting buffer stage having a gain greater than 1. In this manner, any reference voltage value greater than the silicon bandgap voltage can be obtained and an accurate absolute trim functionality can be implemented by changing a feedback tap point, for example. It can be desirable in some configurations to select a gain as close to 1 as possible to minimize noise gain.
- the emitter area ratios can be selected to be different for one or more of the stages such that the PTAT and CTAT components cancel at the reference voltage outputs, e.g., first reference voltage Vref_1p2 and second reference voltage Vref_2p4.
- the emitter ratios in Stage 3 can be chosen as 8 and 24 so that at the end of Stage 5, the CTAT component due to two V BE voltage drops cancels the summed PTAT components of Stages 1-5.
- V BE,Q11 a decrease of an M times larger (Mx) emitter area transistor
- V BE,Q10 a decrease of an M times larger (Mx) emitter area transistor
- Another decrease of V BE,Q10 is achieved through the Mx base-emitter junction of BJT Q 10
- a decrease of V BE,Q7 is achieved through the Nx base-emitter junction of BJT Q 7 and another decrease of V BE,Q6 is achieved through the Nx base-emitter junction of BJT Q 6 until node P 1 is reached.
- a transistor Q 13 e.g., a FET operating in its triode region, can be part of the feedback loop 18 .
- the transistor Q 13 can be feedback regulated so that the ⁇ V BE node voltage at P 1 , V P1 , can be dropped across Q 13 and its source-coupled resistor while maintaining the current dictated by transistor Q 2 .
- Stage 2 is coupled to Stage 1 in a cascaded arrangement with the output of Stage 1 at node P 1 being the input to Stage 2, such that the PTAT ⁇ V BE voltages of Stages 1 and 2 are summed. Similar to Stage 1, the transistors Q 14 -Q 21 in Stage 2 can generate a summed ⁇ V BE voltage (or PTAT voltage) equal to 4* ⁇ V BE , or V PTAT2 , between node P 1 and the emitter of transistor Q 15 .
- Summed ⁇ V BE voltages (or PTAT voltages) can be similarly generated for Stage 3 (V PTAT3 ), Stage 4 (V PTAT4 ), and Stage 5 (V PTAT5 ).
- a resistive element R 1 can be coupled in series with the summed ⁇ V BE voltage (or PTAT voltage) of cascaded ⁇ V BE stages, e.g., of stages 1 and 2.
- the resistive element R 1 can have a resistance across which a CTAT voltage can be generated and placed in series with a summed ⁇ V BE voltage (or PTAT voltage) of 8* ⁇ V BE to provide a first reference voltage Vref_1p2.
- the PTAT and CTAT voltages can cancel each other and a temperature independent first reference voltage can be generated at output node 26 , e.g., at the bandgap voltage of silicon.
- the resistance of resistive element R 1 can be adjusted, such as by using laser trimming, on-chip digital selection, tap selection, or using one or more other adjustment techniques.
- the actual reference value realized, or output at node 26 is slightly less than the bandgap voltage value. This can be done so that the unbuffered reference voltage can be amplified through a non-inverting buffer stage, e.g., buffer circuit 46 in FIG. 3 having a gain greater than 1. In this manner, any reference voltage value near the bandgap voltage value can be obtained and an accurate absolute trim functionality can be implemented by changing the feedback tap point at the output of the buffer circuit 46 .
- the resistive element R 1 coupled across the base emitter junction of the BJT Q 15 with an emitter area of N allows only an adjustable fraction of the CTAT V BE voltage to be summed with the summed PTAT component developed at node P 2 using the cascaded Stages 1 and 2 to cancel temperature dependence to a first order, resulting in a first-order zero temperature coefficient bandgap reference voltage at node Vref_1p2.
- the resistive element R 1 can be a potentiometer having various tap points.
- the reference voltage Vref_1p2 is given by Equation (2):
- V ref_1 p 2 G 1*( V PTAT1 +V PTAT2 )+ G 2* V BE , Equation (2)
- the reference voltage Vref_1p2 is a reference voltage with a first-order zero temperature coefficient. In some examples, the actual reference value realized is 1.105 and is smaller than the bandgap value V G0 of 1.2V.
- the voltage V BE is the base emitter voltage V BE,Q15 of the BJT Q 15 with an emitter area of N and is a CTAT voltage such that it has negative temperature coefficient.
- the voltage V PTAT1 is equal to 4* ⁇ V BE (from Stage 1) and V PTAT2 is equal to 4* ⁇ V BE (from Stage 2) for a summed PTAT voltage of 8* ⁇ V BE .
- V PTAT1 +V PTAT2 has positive temperature coefficient.
- a PTAT voltage is kT/q*ln(N1*N2*N3), where N1-N3 represent the current density ratios.
- V PTAT kT/q*(2*ln (M)+2*ln(N)).
- the resistive element R 1 A is approximately equal to 1 Megaohm and resistive element RIB is approximately 200-300 kiloohm (R 1 A and R 1 B are not depicted).
- the variable G2 is programmable, such as by changing a tapping point on R 1 .
- the term G2*V BE is approximately equal to 0.5V such that the negative slope with respect to absolute temperature (CTAT) of V BE cancels with the positive slope of (V PTAT1 +V PTAT2 ).
- the resistance of resistive element R 1 can be large, e.g., about 1 Megaohm, so that it does not significantly alter the current into the collector of the BJT Q 14 with the smaller emitter area.
- the collector currents for the bottom-most BJT pair can differ by about 10% as some of the current meant for the collector of the BJT with the smaller emitter area is diverted to R 1 .
- the diverted current can be about 0.4 microamps at room temperature, in an illustrative example. This difference in the collector current can cause a slight dependence of Vptat2 on the finite base-collector current gain (beta) of the BJTs.
- Stage 3 can be coupled to Stage 2 in a cascaded arrangement such that the ⁇ V BE voltages of Stages 1-3 are summed. Similar to Stage 1, the circuitry in Stage 3 can generate a summed ⁇ V BE voltage (or PTAT voltage) equal to 4* ⁇ V BE . A summed ⁇ V BE voltage (or PTAT voltage) of 12* ⁇ V BE (V PTAT1 +V PTAT2 +V PTAT3 ) is generated at the emitter of the BJT Q 23 (labeled as P 3 ).
- Stage 4 can be coupled to Stage 3 in a cascaded arrangement such that the ⁇ V BE voltages of Stages 1-3 are summed.
- Stages 1-3 include a stack of 4 pairs of transistors.
- Stages 4 and 5 include a stack of two pairs of transistors.
- the circuitry in Stage 4 can generate a summed ⁇ V BE voltage (or PTAT voltage) equal to 2* ⁇ V BE .
- a summed ⁇ V BE voltage (or PTAT voltage) of 14* ⁇ V BE (V PTAT1 +V PTAT2 +V PTAT3 +V PTAT4 ) is generated at the emitter of the Nx BJT Q 25 (labeled as P 4 ).
- Stage 5 can be coupled to Stage 4 in a cascaded arrangement such that the ⁇ V BE voltages of Stages 1-4 are summed.
- the circuitry in Stage 5 can generate a summed ⁇ V BE voltage (or PTAT voltage) equal to 2* ⁇ V BE .
- a summed ⁇ V BE voltage (or PTAT voltage) of 16* ⁇ V BE (V PTAT1 +V PTAT2 +V PTAT3 +V PTAT4 +V PTAT5 ) is generated at the emitter of the Nx BJT Q 27 (labeled as P 5 ).
- Another reference voltage stage 28 can be cascaded within the plurality of ⁇ V BE Stages 1-5 and, in particular, coupled to the summed ⁇ V BE voltages at node P 5 .
- the reference voltage stage 28 is arranged to generate multiple V BE voltages that are summed with a sum of ⁇ V BE voltages to provide a second reference voltage at output node 30 .
- the output is taken from the base of transistors Q 30 , Q 31 such that the summed ⁇ V BE voltages of Stages 1-5 of 16* ⁇ V BE (or PTAT voltages) is summed with the two V BE voltages (or CTAT voltages) of the two Nx BJTs Q 28 , Q 31 to generate the second reference voltage Vref_2p4 having a first-order zero temperature coefficient.
- the second reference voltage Vref_2p4 is given by Equation (3):
- V ref_2 p 4 V BE1 +V BE2 +V PTAT_BIAS +V PTAT5 +V PTAT4 +V PTAT3 +V PTAT2 +V PTAT1 , Equation (3)
- V BE1 is the base emitter voltage across BJT Q 31 ;
- V BE2 is the base emitter voltage across BJT Q 28 ,
- V PTAT_BIAS is the PTAT voltage across the resistive element R 2 in the final stage 28 that generates the PTAT bias;
- V PTAT5 is the PTAT voltage generated in Stage 5;
- V PTAT4 is the PTAT voltage generated in Stage 4;
- V PTAT3 is the PTAT voltage generated in Stage 3;
- V PTAT2 is the PTAT voltage generated in Stage 2;
- V PTAT1 is the PTAT voltage generated in Stage 1.
- V PTAT kT/q*(2*ln(M)+2*ln(N)).
- FIG. 3 is a schematic diagram of an example of a multi-channel circuit 40 that can implement various techniques of this disclosure.
- the multi-channel circuit 40 of FIG. 3 can form a portion of an electrocardiogram (ECG) measurement circuit in combination with the voltage reference circuit 10 of FIGS. 2A and 2B .
- ECG electrocardiogram
- the techniques of FIGS. 2A and 2B can generate two separate temperature independent reference voltages.
- the multi-channel circuit 40 can include two separate reference buffers for the two separate temperature independent reference voltages.
- the block 42 represents the circuitry of FIGS. 2A and 2B .
- the block 42 outputs two temperature independent reference voltages, namely first reference voltage Vref_1p2 and second reference voltage Vref_2p4.
- the circuit 40 of FIG. 3 includes two buffer circuits 44 , 46 .
- the first buffer circuit 44 receives the reference voltage Vref_2p4 and, using the feedback resistor divider network 48 , can amplify the reference voltage Vref_2p4 to generate a first channel reference voltage of about 2.56V, such as for use with an ECG channel.
- the buffer circuit 44 can be a BJT-based circuit, which can have better noise performance characteristic when compared with CMOS-based circuits.
- the second buffer circuit 46 receives the reference voltage Vref_1p2 and, using the feedback resistor divider network 50 , can amplify the reference voltage Vref_1p2 to generate a second channel reference voltage of about 1.28V, such as for use with a pace channel.
- the buffer circuit 46 can be a FET-based circuit, e.g., CMOS-based. Being CMOS-based, the buffer circuit 46 will not load the second stage or disturb the current in the second stage. This can provide good crosstalk performance as the high performance 2.4V reference is not affected even if the buffer circuit 46 drives a switched capacitor or other noisy load.
- a low noise voltage reference circuit can be provided that can generate two separate reference voltages, exhibiting very little cross-coupling between them the references.
- a voltage reference circuit that can generate two separate reference voltages, as described above, can save power and reduce die area, thereby providing a power-efficient and low-noise reference voltage generation and distribution scheme.
- the terms “a” or “an” are used, as is common in patent documents, to include one or more than one, independent of any other instances or usages of“at least one” or “one or more.”
- the term “or” is used to refer to a nonexclusive or, such that “A or B” includes “A but not B,” “B but not A,” and “A and B,” unless otherwise indicated.
- Method examples described herein may be machine or computer-implemented at least in part. Some examples may include a computer-readable medium or machine-readable medium encoded with instructions operable to configure an electronic device to perform methods as described in the above examples.
- An implementation of such methods may include code, such as microcode, assembly language code, a higher-level language code, or the like. Such code may include computer readable instructions for performing various methods. The code may form portions of computer program products. Further, in an example, the code may be tangibly stored on one or more volatile, non-transitory, or non-volatile tangible computer-readable media, such as during execution or at other times.
- tangible computer-readable media may include, but are not limited to, hard disks, removable magnetic disks, removable optical disks (e.g., compact discs and digital video discs), magnetic cassettes, memory cards or sticks, random access memories (RAMs), read only memories (ROMs), and the like.
Landscapes
- Engineering & Computer Science (AREA)
- Health & Medical Sciences (AREA)
- Life Sciences & Earth Sciences (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Signal Processing (AREA)
- Biophysics (AREA)
- General Health & Medical Sciences (AREA)
- Veterinary Medicine (AREA)
- Public Health (AREA)
- Animal Behavior & Ethology (AREA)
- Surgery (AREA)
- Pathology (AREA)
- Biomedical Technology (AREA)
- Heart & Thoracic Surgery (AREA)
- Medical Informatics (AREA)
- Molecular Biology (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Artificial Intelligence (AREA)
- Computer Vision & Pattern Recognition (AREA)
- Psychiatry (AREA)
- Physiology (AREA)
- Cardiology (AREA)
- Control Of Electrical Variables (AREA)
- Amplifiers (AREA)
Abstract
Description
- This document pertains generally, but not by way of limitation, to integrated circuits, and more particularly, to voltage reference circuits.
- Within the field of semiconductor circuits, certain categories of circuitry require a reliable operation over a range of temperatures. One circuit that may be used to provide a constant reference source is a bandgap voltage reference.
- Bandgap voltage reference circuits are designed to sum two voltages with opposite temperature slopes. One of the voltages is a Complementary-To-Absolute Temperature (CTAT) voltage typically provided by a base-emitter voltage (VBE) of a forward biased bipolar transistor. The other is a Proportional-To-Absolute Temperature (PTAT) voltage typically derived from the base-emitter voltage differences of two bipolar transistors operating at different collector current densities. When the PTAT voltage and the CTAT voltage are summed together, the summed voltage is at a first order temperature insensitive.
- This disclosure describes techniques that can generate two separate temperature independent reference voltages. The reference voltages can be generated using a chain of ΔVBE cells. A cross-quad ΔVBE-cell-based bandgap voltage reference can cancel out noise of associated current sources by forcing them to correlate. Several ΔVBE stages can be cascaded together to generate an appreciable PTAT component that can cancel the CTAT component from VBE. In some example configurations, only BJTs are used-without requiring use of an amplifier—to generate the bandgap voltages; in this way, extremely low noise voltage references can be generated. The PTAT and the CTAT voltages can be combined to generate a bandgap voltage of approximately VG0 or approximately 2VG0.
- In some aspects, this disclosure is directed to a voltage reference circuit to generate at least a first reference voltage and a second reference voltage. The circuit comprises a plurality of cascaded ΔVBE stages, each ΔVBE stage including four bipolar junction transistors (BJTs) connected in a cross-quad configuration, each ΔVBE stage arranged to generate a proportional to absolute temperature (PTAT) voltage, the plurality of ΔVBE stages cascaded such that their PTAT voltages are summed; a first reference voltage stage cascaded within the plurality of ΔVBE stages, the first reference voltage arranged to offset a complementary to absolute temperature (CTAT) voltage with a first sum of PTAT voltages to provide the first reference voltage; and a second reference voltage stage cascaded within the plurality of ΔVBE stages, the second reference voltage stage coupled to the summed PTAT voltages, the second reference voltage stage arranged to generate multiple VBE voltages that are summed with a second sum of PTAT voltages to provide the second reference voltage.
- In some aspects, this disclosure is directed to a method of generating at least a first reference voltage and a second reference voltage. The method comprises cascading a plurality of ΔVBE stages, each ΔVBE stage including four bipolar junction transistors (BJTs) connected in a cross-quad configuration; generating, at each ΔVBE stage, a proportional to absolute temperature (PTAT) voltage and summing the PTAT voltages of the plurality of cascaded ΔVBE stages; offsetting, using a first reference voltage stage, a complementary to absolute temperature (CTAT) voltage with a first sum of PTAT voltages to provide the first reference voltage; generating multiple VBE voltages, using a second reference voltage stage cascaded within the plurality of ΔVBE stages; and summing the multiple VBE voltages with a second sum of PTAT voltages to provide the second reference voltage.
- In some aspects, this disclosure is directed to a voltage reference circuit to generate at least a first reference voltage and a second reference voltage. The circuit comprises a plurality of cascaded ΔVBE stages, each ΔVBE stage including four bipolar junction transistors (BJTs) connected in a cross-quad configuration; at each ΔVBE stage, means for generating a proportional to absolute temperature (PTAT) voltage and means for summing the PTAT voltages of the plurality of cascaded ΔVBE stages; means for offsetting a complementary to absolute temperature (CTAT) voltage with a first sum of PTAT voltages to provide the first reference voltage; means for generating multiple VBE voltages; and means for summing the multiple VBE voltages with a second sum of PTAT voltages to provide the second reference voltage.
- This overview is intended to provide an overview of subject matter of the present patent application. It is not intended to provide an exclusive or exhaustive explanation of the invention. The detailed description is included to provide further information about the present patent application.
- In the drawings, which are not necessarily drawn to scale, like numerals may describe similar components in different views. Like numerals having different letter suffixes may represent different instances of similar components. The drawings illustrate generally, by way of example, but not by way of limitation, various embodiments discussed in the present document.
-
FIG. 1 is a schematic diagram of an example of a cross-quad ΔVBE cell. -
FIGS. 2A and 2B are a schematic diagram of an example of a power-efficient and low-noise reference voltage generation and distribution scheme that can generate two reference voltages, in accordance with various techniques of this disclosure. -
FIG. 3 is a schematic diagram of an example of a multi-channel circuit that can implement various techniques of this disclosure. - A bandgap voltage reference is a type of voltage reference circuit having a low or zero temperature coefficient (TC). The low TC is achieved by generating a voltage having a positive TC, or Proportional-To-Absolute Temperature (PTAT) voltage, and summing it with a voltage having a negative TC, or Complementary-To-Absolute Temperature (CTAT) voltage, to create a reference voltage with a first-order zero TC.
- In an approach to generating a bandgap reference voltage, an amplifier can provide equal currents to two bipolar junction transistors (BJTs) Q1 and Q2.
- However, the current densities of Q1 and Q2 are intentionally made different, e.g., by emitter area scaling or current scaling, such that the base-emitter voltages (VBE) for the two transistors are different. This difference, or ΔVBE, is a PTAT voltage that appears across a resistor. It can be gained and summed with the VBE of Q1, which is a CTAT voltage, to generate a reference voltage VREF, which is given by Equation (1):
-
V REF =V BE,Q1 +G*V PTAT =G1*V BE,Q1 +G2*k*T/q*ln(N), Equation (1) - where G1 is the VBE gain, G2 is the PTAT gain, k is Boltzmann's constant, T is the temperature in Kelvin, q is the charge of an electron, and N is the ratio of the current densities. The gain, G, can be arranged such that the total temperature dependence is small. The ratio of current densities of Q1 and Q2 can be altered by changing the relative emitter areas, scaling the relative collector currents, or both.
- A voltage reference circuit capable of providing ultra-low noise performance is described in commonly assigned U.S. Pat. No. 9,285,820 to Kalb et al., titled “Ultra-low Noise Voltage Reference Circuit” and filed on Feb. 1, 2013, the entire contents of which being incorporated herein by reference. In U.S. Pat. No. 9,285,820, the voltage reference circuit included a plurality of ΔVBE cells, each including four bipolar junction transistors (BJTs) connected in a cross-quad configuration and arranged to generate a ΔVBE voltage. The plurality of ΔVBE cells are stacked such that their ΔVBE voltages are summed. A last stage is coupled to the summed ΔVBE voltages. The last stage is arranged to generate a VBE voltage which is summed with the ΔVBE voltages to provide a reference voltage. This arrangement serves to cancel out the first-order noise and mismatch associated with the two current sources present in each ΔVBE cell, such that the present voltage reference circuit provides ultra-low 1/f noise in the bandgap voltage output.
- A low noise signal path can benefit from low noise voltage references. A higher reference voltage value can be desirable for higher dynamic range signals whereas a signal path with a lower reference voltage can be desirable for lower dynamic range signals. An integrated circuit die may have both kinds of signal paths present and, as such, it may be desirable to have two different reference voltages. One way to generate two reference voltages can be to generate a higher reference voltage (e.g., ˜2.4V) and then generate a lower reference voltage from it through a resistor ladder. However, such a simple solution may not be desirable because of cross-coupling of noise between the two reference voltage nodes because one reference voltage is generated based on the other.
- The present inventors have recognized the desirability of providing a low noise voltage reference circuit that can generate two separate reference voltages. A voltage reference circuit that can generate two separate reference voltages, as described in this disclosure, can help save power and reduce die area, and can exhibit very little cross-coupling between the two references. As such, the voltage reference circuit of this disclosure can help provide a power-efficient and low-noise reference voltage generation and distribution scheme.
- The techniques of this disclosure can generate two separate temperature independent reference voltages. The reference voltages can be generated using a chain of ΔVBE cells. A cross-quad ΔVBE-cell-based bandgap voltage reference can cancel out noise of associated current sources by forcing them to correlate. Several ΔVBE stages can be cascaded together to generate an appreciable PTAT component that can cancel the CTAT component from VBE. In some example configurations, only BJTs are used-without requiring use of an amplifier—to generate the bandgap voltages; in this way, extremely low noise voltage references can be generated. The PTAT and the CTAT voltages can be combined to generate a bandgap voltage of approximately VG0 or approximately 2VG0.
- Additional cross-quad cell stacking can be done in a single ΔVBE stage to leverage a higher power supply voltage, e.g., the 5V supply, such that only two such stages can give sufficient PTAT component so as to cancel the CTAT component due to VBE and generate a bandgap voltage of approximately VG0. Further stages of stacked ΔVBE cells can be cascaded to generate more PTAT component so as to cancel a CTAT component due to 2*VBE and generate approximately 2 VG0, such as explained further below.
-
FIG. 1 is a schematic diagram of an example of a cross-quad ΔVBE cell. The “cross-quad ΔVBE cell” ofFIG. 1 can cancel out to a first-order the noise and mismatch of the two current sources that provide currents I1 and I2. The cross-quad ΔVBE cell was described in detail in commonly assigned U.S. Pat. No. 9,285,820, incorporated herein by reference including for its description of a cross-quad ΔVBE cell, and for purposes of conciseness, will not be described in detail again. - Without the cross-quad connection, the current sources can be the dominant sources of noise and mismatch in the overall ΔVBE output voltage. Here, however, the voltage reference provides ultra-low 1/f noise in the bandgap voltage output, making it suitable for demanding low-noise applications such as medical instrumentation. For example, one possible application is as an ultra-low-noise voltage reference for an electrocardiograph (ECG) medical application-specific standard product (ASSP).
- The transistor MN1, e.g., an N-type or other n-channel field-effect transistor (FET), can be employed as an active resistance across which the cell's output voltage (ΔVBE) appears, and transistor MN2, e.g., NMOS FET, can be connected as shown to drive the bases of Q3 and Q4. In some example configurations, transistor MN2 can alternatively be implemented with an NPN transistor, and that the functions provided by MN1 and MN2 can alternatively be provided by other means such as can include other transistors or circuitry.
- In this configuration, the high-current-density transistor pair Q1 and Q4, e.g., Ix-sized devices, and the low-current-density transistor pair Q2 and Q3, e.g., Nx-sized devices, each have one NPN with a collector current originating from I1 and one NPN with a collector current originating from I2. The noise components introduced by MP2 and MP3 are forced to be correlated via the cross-quad configuration. Thus, the 1/f and wideband noise, and the mismatch of the PMOS current mirror transistors, are rejected to an amount limited only by the beta of the NPNs used in the cross-quad configuration.
- The cross-quad configuration used in the circuit of
FIGS. 2A and 2B is similar to the configuration shown inFIG. 1 . -
FIGS. 2A and 2B are a schematic diagram of an example of a power-efficient and low-noise reference voltage generation and distribution scheme that can generate two reference voltages, in accordance with various techniques of this disclosure. As seen inFIGS. 2A and 2B , the example of areference voltage circuit 10 can include multiple cascaded ΔVBE stages, e.g.,stage 1 throughstage 5. As described in detail below, each ΔVBE stage can be arranged to generate a ΔVBE voltage and the ΔVBE stages can be cascaded such that their ΔVBE voltages are summed. - Each ΔVBE stage, e.g.,
stage 1 throughstage 5, can include four bipolar junction transistors (BJTs) connected in a cross-quad configuration. An example of four BJTs connected in a cross-quad configuration is shown generally at 12, with the current sources shown explicitly as transistors Q1-Q4. Another example of four BJTs connected in a cross-quad configuration is shown generally at 14. In the example configuration shown at 12, aparallel RC network 16 can be included to compensate thefeedback loop 18. - At least some of the ΔVBE stages can further include additional pairs of cross-coupled BJTs. For example,
Stage 1 can include additional pairs of cross-coupled BJTs, as shown generally at 20, andStage 2 can include additional pairs of cross-coupled BJTs, as shown generally at 22. In the example shown inFIGS. 2A and 2B , the BJTs forming the additional pairs can have a ratio N of emitter areas that is greater than 1. In some example configurations, the BJTs connected in a cross-quad configuration can include a ratio M of emitter areas that is greater than 1. - It should be noted that, in some examples, all low-current density transistors, e.g., Nx-sized or Mx-sized devices, can have a separate scaling. Further, the low-current density transistors, e.g., Nx-sized or Mx-sized devices, do not need to be in pairs of ratios, e.g., N on one side and N on the other side of the cross-quad configuration. Similarly, all high-current density transistors, e.g., Ix-sized devices, can have a separate scaling.
- In some examples, M does not equal N. For example, in a non-limiting illustrative configuration, the emitter ratios can be chosen such that M=14 and N=24 in
stages Stage 2, resulting in a reference voltage Vref_1p2 with approximately a first-order zero temperature coefficient at the end ofStage 2. The actual reference value realized is approximately the band-gap voltage of silicon. As described below, the voltage reference Vref_1p2 can optionally be amplified through a non-inverting buffer stage having a gain greater than 1. In this manner, any reference voltage value greater than the silicon bandgap voltage can be obtained and an accurate absolute trim functionality can be implemented by changing a feedback tap point, for example. It can be desirable in some configurations to select a gain as close to 1 as possible to minimize noise gain. - In some example configurations, the emitter area ratios can be selected to be different for one or more of the stages such that the PTAT and CTAT components cancel at the reference voltage outputs, e.g., first reference voltage Vref_1p2 and second reference voltage Vref_2p4. For example, in a non-limiting configuration, the emitter ratios in
stage 3 can be chosen such that K=8 and N=24, while the emitter ratios instages Stage 3 can be chosen as 8 and 24 so that at the end ofStage 5, the CTAT component due to two VBE voltage drops cancels the summed PTAT components of Stages 1-5. - For two transistors having different current densities due to their different emitter areas and operating with the same collector current, the difference in their base emitter voltages represents ΔVBE, which is the PTAT voltage. For the same collector current, the difference in VBE for a 1× emitter area device and an N times larger (Nx) emitter area device is ΔVBE, which is the PTAT voltage. The VBE summation will now be explained. Starting from ground at the left of
Stage 1, an increase of 1× VBE5 is achieved through the base-emitter junction of BJT Q5. Another increase of 1× VBE8 is achieved through the base-emitter junction of BJT Q8, and so forth through Q9 and Q12 untilnode 24 is reached. - Now, going downward from
node 24, a decrease of an M times larger (Mx) emitter area transistor VBE,Q11 (a smaller VBE than VBE,Q12) is achieved through the base-emitter junction of BJT Q11. Another decrease of VBE,Q10 is achieved through the Mx base-emitter junction of BJT Q10. A decrease of VBE,Q7 is achieved through the Nx base-emitter junction of BJT Q7 and another decrease of VBE,Q6 is achieved through the Nx base-emitter junction of BJT Q6 until node P1 is reached. In this manner, a summed ΔVBE voltage (or PTAT voltage) generated byStage 1 at node P1 is equal to 4*ΔVBE, or VPTAT1. More particularly, the voltage at node P1, VPTAT1=VBE,Q5+VBE,Q8+VBE,Q9+VBE,Q12−VBE,Q11−VBE,Q10−VBE,Q7−VBE,Q6=(VBE,Q5−VBE,Q7)+(VBE,Q8−VBE,Q6)+(VBE,Q9−VBE,Q11)+(VBE,Q12−VBE,Q10)=4*ΔVBE. - In the example configuration shown in
FIG. 2A , a transistor Q13, e.g., a FET operating in its triode region, can be part of thefeedback loop 18. The transistor Q13 can be feedback regulated so that the ΔVBE node voltage at P1, VP1, can be dropped across Q13 and its source-coupled resistor while maintaining the current dictated by transistor Q2. -
Stage 2 is coupled toStage 1 in a cascaded arrangement with the output ofStage 1 at node P1 being the input toStage 2, such that the PTAT ΔVBE voltages ofStages Stage 2 can generate a summed ΔVBE voltage (or PTAT voltage) equal to 4*ΔVBE, or VPTAT2, between node P1 and the emitter of transistor Q15. More particularly, VPTAT2=VBE,Q14+VBE,Q17+VBE,Q18+VBE,Q21−VBE,Q20−VBE,Q19−VBE,Q16−VBE,Q15=(VBE,Q14−VBE,Q16)+(VBE,Q17−VBE,Q15)+(VBE,Q21−VBE,Q19)+(VBE,Q18−VBE,Q20)=4*ΔVBE. Thus, withStages - In some examples, a resistive element R1 can be coupled in series with the summed ΔVBE voltage (or PTAT voltage) of cascaded ΔVBE stages, e.g., of
stages output node 26, e.g., at the bandgap voltage of silicon. The resistance of resistive element R1 can be adjusted, such as by using laser trimming, on-chip digital selection, tap selection, or using one or more other adjustment techniques. - In the example configuration shown in
FIGS. 2A and 2B , the actual reference value realized, or output atnode 26, is slightly less than the bandgap voltage value. This can be done so that the unbuffered reference voltage can be amplified through a non-inverting buffer stage, e.g.,buffer circuit 46 inFIG. 3 having a gain greater than 1. In this manner, any reference voltage value near the bandgap voltage value can be obtained and an accurate absolute trim functionality can be implemented by changing the feedback tap point at the output of thebuffer circuit 46. - The resistive element R1 coupled across the base emitter junction of the BJT Q15 with an emitter area of N allows only an adjustable fraction of the CTAT VBE voltage to be summed with the summed PTAT component developed at node P2 using the cascaded
Stages -
Vref_1p2=G1*(V PTAT1 +V PTAT2)+G2*V BE, Equation (2) - where G1 is the VBE gain, G2 is the PTAT gain. In Equation (2), the reference voltage Vref_1p2 is a reference voltage with a first-order zero temperature coefficient. In some examples, the actual reference value realized is 1.105 and is smaller than the bandgap value VG0 of 1.2V. The voltage VBE is the base emitter voltage VBE,Q15 of the BJT Q15 with an emitter area of N and is a CTAT voltage such that it has negative temperature coefficient. The voltage VPTAT1 is equal to 4*ΔVBE (from Stage 1) and VPTAT2 is equal to 4*ΔVBE (from Stage 2) for a summed PTAT voltage of 8*ΔVBE. The voltage (VPTAT1+VPTAT2) has positive temperature coefficient. A PTAT voltage is kT/q*ln(N1*N2*N3), where N1-N3 represent the current density ratios. For emitter ratios of M and N in a stage, VPTAT=kT/q*(2*ln (M)+2*ln(N)).
- The resistance of the adjustable resistive element R1 is the total resistance across VBE, and R1=R1A+R1B is fixed (R1A and R1B not depicted). In some examples, the resistive element R1A is approximately equal to 1 Megaohm and resistive element RIB is approximately 200-300 kiloohm (R1A and R1B are not depicted). The variable G2 is programmable, such as by changing a tapping point on R1. In Equation (2), the term G2*VBE is approximately equal to 0.5V such that the negative slope with respect to absolute temperature (CTAT) of VBE cancels with the positive slope of (VPTAT1+VPTAT2).
- The resistance of resistive element R1 can be large, e.g., about 1 Megaohm, so that it does not significantly alter the current into the collector of the BJT Q14 with the smaller emitter area. In
Stage 2, the collector currents for the bottom-most BJT pair can differ by about 10% as some of the current meant for the collector of the BJT with the smaller emitter area is diverted to R1. The diverted current can be about 0.4 microamps at room temperature, in an illustrative example. This difference in the collector current can cause a slight dependence of Vptat2 on the finite base-collector current gain (beta) of the BJTs. -
Stage 3 can be coupled toStage 2 in a cascaded arrangement such that the ΔVBE voltages of Stages 1-3 are summed. Similar to Stage 1, the circuitry inStage 3 can generate a summed ΔVBE voltage (or PTAT voltage) equal to 4*ΔVBE. A summed ΔVBE voltage (or PTAT voltage) of 12*ΔVBE (VPTAT1+VPTAT2+VPTAT3) is generated at the emitter of the BJT Q23 (labeled as P3). -
Stage 4 can be coupled toStage 3 in a cascaded arrangement such that the ΔVBE voltages of Stages 1-3 are summed. Stages 1-3 include a stack of 4 pairs of transistors. For headroom reasons, however, Stages 4 and 5 include a stack of two pairs of transistors. As a result, the circuitry inStage 4 can generate a summed ΔVBE voltage (or PTAT voltage) equal to 2*ΔVBE. A summed ΔVBE voltage (or PTAT voltage) of 14*ΔVBE (VPTAT1+VPTAT2+VPTAT3+VPTAT4) is generated at the emitter of the Nx BJT Q25 (labeled as P4). -
Stage 5 can be coupled toStage 4 in a cascaded arrangement such that the ΔVBE voltages of Stages 1-4 are summed. The circuitry inStage 5 can generate a summed ΔVBE voltage (or PTAT voltage) equal to 2*ΔVBE. A summed ΔVBE voltage (or PTAT voltage) of 16*ΔVBE (VPTAT1+VPTAT2+VPTAT3+VPTAT4+VPTAT5) is generated at the emitter of the Nx BJT Q27 (labeled as P5). - Another
reference voltage stage 28 can be cascaded within the plurality of ΔVBE Stages 1-5 and, in particular, coupled to the summed ΔVBE voltages at node P5. Thereference voltage stage 28 is arranged to generate multiple VBE voltages that are summed with a sum of ΔVBE voltages to provide a second reference voltage atoutput node 30. The output is taken from the base of transistors Q30, Q31 such that the summed ΔVBE voltages of Stages 1-5 of 16*ΔVBE (or PTAT voltages) is summed with the two VBE voltages (or CTAT voltages) of the two Nx BJTs Q28, Q31 to generate the second reference voltage Vref_2p4 having a first-order zero temperature coefficient. - The second reference voltage Vref_2p4 is given by Equation (3):
-
Vref_2p4=V BE1 +V BE2 +V PTAT_BIAS +V PTAT5 +V PTAT4 +V PTAT3 +V PTAT2 +V PTAT1, Equation (3) - where VBE1 is the base emitter voltage across BJT Q31; VBE2 is the base emitter voltage across BJT Q28, VPTAT_BIAS is the PTAT voltage across the resistive element R2 in the
final stage 28 that generates the PTAT bias; VPTAT5 is the PTAT voltage generated inStage 5; VPTAT4 is the PTAT voltage generated inStage 4; VPTAT3 is the PTAT voltage generated inStage 3; VPTAT2 is the PTAT voltage generated inStage 2; and VPTAT1 is the PTAT voltage generated inStage 1. For emitter ratios of M and N in a stage, VPTAT=kT/q*(2*ln(M)+2*ln(N)). -
FIG. 3 is a schematic diagram of an example of amulti-channel circuit 40 that can implement various techniques of this disclosure. In some example implementations, themulti-channel circuit 40 ofFIG. 3 can form a portion of an electrocardiogram (ECG) measurement circuit in combination with thevoltage reference circuit 10 ofFIGS. 2A and 2B . As described above, the techniques ofFIGS. 2A and 2B can generate two separate temperature independent reference voltages. InFIG. 3 , themulti-channel circuit 40 can include two separate reference buffers for the two separate temperature independent reference voltages. - In
FIG. 3 , theblock 42 represents the circuitry ofFIGS. 2A and 2B . Theblock 42 outputs two temperature independent reference voltages, namely first reference voltage Vref_1p2 and second reference voltage Vref_2p4. Thecircuit 40 ofFIG. 3 includes twobuffer circuits FIGS. 2A and 2B inblock 42 in which two separate reference voltages are generated, very little cross-coupling occurs between the twobuffer circuits - The
first buffer circuit 44 receives the reference voltage Vref_2p4 and, using the feedback resistor divider network 48, can amplify the reference voltage Vref_2p4 to generate a first channel reference voltage of about 2.56V, such as for use with an ECG channel. In some example configurations, thebuffer circuit 44 can be a BJT-based circuit, which can have better noise performance characteristic when compared with CMOS-based circuits. - The
second buffer circuit 46 receives the reference voltage Vref_1p2 and, using the feedback resistor divider network 50, can amplify the reference voltage Vref_1p2 to generate a second channel reference voltage of about 1.28V, such as for use with a pace channel. In some example configurations, thebuffer circuit 46 can be a FET-based circuit, e.g., CMOS-based. Being CMOS-based, thebuffer circuit 46 will not load the second stage or disturb the current in the second stage. This can provide good crosstalk performance as the high performance 2.4V reference is not affected even if thebuffer circuit 46 drives a switched capacitor or other noisy load. - Using the various techniques described above, a low noise voltage reference circuit can be provided that can generate two separate reference voltages, exhibiting very little cross-coupling between them the references. A voltage reference circuit that can generate two separate reference voltages, as described above, can save power and reduce die area, thereby providing a power-efficient and low-noise reference voltage generation and distribution scheme.
- Each of the non-limiting aspects or examples described herein may stand on its own, or may be combined in various permutations or combinations with one or more of the other examples.
- The above detailed description includes references to the accompanying drawings, which form a part of the detailed description. The drawings show, by way of illustration, specific embodiments in which the invention may be practiced. These embodiments are also referred to herein as “examples.” Such examples may include elements in addition to those shown or described. However, the present inventors also contemplate examples in which only those elements shown or described are provided. Moreover, the present inventors also contemplate examples using any combination or permutation of those elements shown or described (or one or more aspects thereof), either with respect to a particular example (or one or more aspects thereof), or with respect to other examples (or one or more aspects thereof) shown or described herein.
- In the event of inconsistent usages between this document and any documents so incorporated by reference, the usage in this document controls.
- In this document, the terms “a” or “an” are used, as is common in patent documents, to include one or more than one, independent of any other instances or usages of“at least one” or “one or more.” In this document, the term “or” is used to refer to a nonexclusive or, such that “A or B” includes “A but not B,” “B but not A,” and “A and B,” unless otherwise indicated. In this document, the terms “including” and “in which” are used as the plain-English equivalents of the respective terms “comprising” and “wherein.” Also, in the following claims, the terms “including” and “comprising” are open-ended, that is, a system, device, article, composition, formulation, or process that includes elements in addition to those listed after such a term in a claim are still deemed to fall within the scope of that claim. Moreover, in the following claims, the terms “first,” “second,” and “third,” etc. are used merely as labels, and are not intended to impose numerical requirements on their objects.
- Method examples described herein may be machine or computer-implemented at least in part. Some examples may include a computer-readable medium or machine-readable medium encoded with instructions operable to configure an electronic device to perform methods as described in the above examples. An implementation of such methods may include code, such as microcode, assembly language code, a higher-level language code, or the like. Such code may include computer readable instructions for performing various methods. The code may form portions of computer program products. Further, in an example, the code may be tangibly stored on one or more volatile, non-transitory, or non-volatile tangible computer-readable media, such as during execution or at other times. Examples of these tangible computer-readable media may include, but are not limited to, hard disks, removable magnetic disks, removable optical disks (e.g., compact discs and digital video discs), magnetic cassettes, memory cards or sticks, random access memories (RAMs), read only memories (ROMs), and the like.
- The above description is intended to be illustrative, and not restrictive. For example, the above-described examples (or one or more aspects thereof) may be used in combination with each other. Other embodiments may be used, such as by one of ordinary skill in the art upon reviewing the above description. The Abstract is provided to comply with 37 C.F.R. § 1.72(b), to allow the reader to quickly ascertain the nature of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims. Also, in the above Detailed Description, various features may be grouped together to streamline the disclosure. This should not be interpreted as intending that an unclaimed disclosed feature is essential to any claim. Rather, inventive subject matter may lie in less than all features of a particular disclosed embodiment. Thus, the following claims are hereby incorporated into the Detailed Description as examples or embodiments, with each claim standing on its own as a separate embodiment, and it is contemplated that such embodiments may be combined with each other in various combinations or permutations. The scope of the invention should be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.
Claims (20)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/048,860 US10673415B2 (en) | 2018-07-30 | 2018-07-30 | Techniques for generating multiple low noise reference voltages |
DE102019120188.8A DE102019120188A1 (en) | 2018-07-30 | 2019-07-25 | TECHNIQUES FOR GENERATING MULTIPLE LOW-NOISE REFERENCE VOLTAGES |
CN201910691863.0A CN110780701B (en) | 2018-07-30 | 2019-07-30 | Techniques for generating multiple low noise reference voltages |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/048,860 US10673415B2 (en) | 2018-07-30 | 2018-07-30 | Techniques for generating multiple low noise reference voltages |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200036366A1 true US20200036366A1 (en) | 2020-01-30 |
US10673415B2 US10673415B2 (en) | 2020-06-02 |
Family
ID=69148886
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/048,860 Active 2038-12-25 US10673415B2 (en) | 2018-07-30 | 2018-07-30 | Techniques for generating multiple low noise reference voltages |
Country Status (3)
Country | Link |
---|---|
US (1) | US10673415B2 (en) |
CN (1) | CN110780701B (en) |
DE (1) | DE102019120188A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111984052A (en) * | 2020-07-28 | 2020-11-24 | 广东美的白色家电技术创新中心有限公司 | Voltage source |
US20220075405A1 (en) * | 2020-09-09 | 2022-03-10 | Analog Design Services Limited | Low noise reference circuit |
US20220236755A1 (en) * | 2021-01-25 | 2022-07-28 | Hefei AICHUANGWEI Electronic Technology Co., Ltd. | Constant current generation circuit for optocoupler isolation amplifier and current precision adjustment method |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11714446B1 (en) | 2020-09-11 | 2023-08-01 | Gigajot Technology, Inc. | Low noise bandgap circuit |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4460865A (en) | 1981-02-20 | 1984-07-17 | Motorola, Inc. | Variable temperature coefficient level shifting circuit and method |
US4435655A (en) | 1981-05-18 | 1984-03-06 | Tektronix, Inc. | Log-conformance error correction circuit for semiconductor devices |
US4618816A (en) | 1985-08-22 | 1986-10-21 | National Semiconductor Corporation | CMOS ΔVBE bias current generator |
US4748420A (en) | 1987-10-19 | 1988-05-31 | Tektronix, Inc. | Quadcomp amplifier |
JPH04111008A (en) | 1990-08-30 | 1992-04-13 | Oki Electric Ind Co Ltd | Constant-current source circuit |
US5349286A (en) | 1993-06-18 | 1994-09-20 | Texas Instruments Incorporated | Compensation for low gain bipolar transistors in voltage and current reference circuits |
US5448158A (en) | 1993-12-30 | 1995-09-05 | Sgs-Thomson Microelectronics, Inc. | PTAT current source |
US5614850A (en) | 1994-12-09 | 1997-03-25 | Texas Instruments Incorporated | Current sensing circuit and method |
US6002293A (en) | 1998-03-24 | 1999-12-14 | Analog Devices, Inc. | High transconductance voltage reference cell |
US6232829B1 (en) | 1999-11-18 | 2001-05-15 | National Semiconductor Corporation | Bandgap voltage reference circuit with an increased difference voltage |
US6563365B2 (en) | 2000-01-11 | 2003-05-13 | Tektronix, Inc. | Low-noise four-quadrant multiplier method and apparatus |
US6774711B2 (en) | 2002-11-15 | 2004-08-10 | Atmel Corporation | Low power bandgap voltage reference circuit |
US7088085B2 (en) | 2003-07-03 | 2006-08-08 | Analog-Devices, Inc. | CMOS bandgap current and voltage generator |
JP2005128939A (en) | 2003-10-27 | 2005-05-19 | Fujitsu Ltd | Semiconductor integrated circuit |
US7609045B2 (en) | 2004-12-07 | 2009-10-27 | Nxp B.V. | Reference voltage generator providing a temperature-compensated output voltage |
JP2008015925A (en) | 2006-07-07 | 2008-01-24 | Matsushita Electric Ind Co Ltd | Reference voltage generation circuit |
US7863882B2 (en) | 2007-11-12 | 2011-01-04 | Intersil Americas Inc. | Bandgap voltage reference circuits and methods for producing bandgap voltages |
US8159206B2 (en) | 2008-06-10 | 2012-04-17 | Analog Devices, Inc. | Voltage reference circuit based on 3-transistor bandgap cell |
US8228052B2 (en) * | 2009-03-31 | 2012-07-24 | Analog Devices, Inc. | Method and circuit for low power voltage reference and bias current generator |
TW201044791A (en) * | 2009-04-24 | 2010-12-16 | Integrated Device Tech | Clock, frequency reference, and other reference signal generator with frequency stability over temperature variation |
US8508211B1 (en) | 2009-11-12 | 2013-08-13 | Linear Technology Corporation | Method and system for developing low noise bandgap references |
US8421433B2 (en) | 2010-03-31 | 2013-04-16 | Maxim Integrated Products, Inc. | Low noise bandgap references |
CN201845252U (en) * | 2010-11-23 | 2011-05-25 | 安肯(北京)微电子技术有限公司 | Repair and adjusting circuit of high-precision band-gap reference voltage source chip |
US20130033245A1 (en) | 2011-08-04 | 2013-02-07 | Mediatek Singapore Pte. Ltd. | Bandgap circuit for providing stable reference voltage |
DE112013000816B4 (en) * | 2012-02-03 | 2023-01-12 | Analog Devices, Inc. | Ultra-low noise voltage reference circuit |
-
2018
- 2018-07-30 US US16/048,860 patent/US10673415B2/en active Active
-
2019
- 2019-07-25 DE DE102019120188.8A patent/DE102019120188A1/en active Pending
- 2019-07-30 CN CN201910691863.0A patent/CN110780701B/en active Active
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111984052A (en) * | 2020-07-28 | 2020-11-24 | 广东美的白色家电技术创新中心有限公司 | Voltage source |
US20220075405A1 (en) * | 2020-09-09 | 2022-03-10 | Analog Design Services Limited | Low noise reference circuit |
US11604487B2 (en) * | 2020-09-09 | 2023-03-14 | Analog Design Services Limited | Low noise reference circuit |
US20220236755A1 (en) * | 2021-01-25 | 2022-07-28 | Hefei AICHUANGWEI Electronic Technology Co., Ltd. | Constant current generation circuit for optocoupler isolation amplifier and current precision adjustment method |
US11934216B2 (en) * | 2021-01-25 | 2024-03-19 | Hefei AICHUANGWEI Electronic Technology Co., Ltd. | Constant current generation circuit for optocoupler isolation amplifier and current precision adjustment method |
Also Published As
Publication number | Publication date |
---|---|
US10673415B2 (en) | 2020-06-02 |
CN110780701A (en) | 2020-02-11 |
CN110780701B (en) | 2021-05-28 |
DE102019120188A1 (en) | 2020-01-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10673415B2 (en) | Techniques for generating multiple low noise reference voltages | |
JP4616281B2 (en) | Low offset band gap voltage reference | |
US6885178B2 (en) | CMOS voltage bandgap reference with improved headroom | |
US5519354A (en) | Integrated circuit temperature sensor with a programmable offset | |
US7088085B2 (en) | CMOS bandgap current and voltage generator | |
US9298202B2 (en) | Device for generating an adjustable bandgap reference voltage with large power supply rejection rate | |
JP3647468B2 (en) | Dual source for constant current and PTAT current | |
US7170336B2 (en) | Low voltage bandgap reference (BGR) circuit | |
JP5710586B2 (en) | Method and circuit for low power reference voltage and bias current generator | |
JP3586073B2 (en) | Reference voltage generation circuit | |
US6900689B2 (en) | CMOS reference voltage circuit | |
JP2682470B2 (en) | Reference current circuit | |
EP0194031B1 (en) | Cmos bandgap reference voltage circuits | |
US7880533B2 (en) | Bandgap voltage reference circuit | |
US6005374A (en) | Low cost programmable low dropout regulator | |
US20140152348A1 (en) | Bicmos current reference circuit | |
US20110241646A1 (en) | Low Noise Bandgap References | |
US10691155B2 (en) | System and method for a proportional to absolute temperature circuit | |
US6242897B1 (en) | Current stacked bandgap reference voltage source | |
US8508211B1 (en) | Method and system for developing low noise bandgap references | |
US11604487B2 (en) | Low noise reference circuit | |
US7126316B1 (en) | Difference amplifier for regulating voltage | |
JP3414320B2 (en) | Reference voltage circuit | |
Isikhan et al. | A new low voltage bandgap reference topology | |
Sarangi et al. | A Power-and Area-Efficient CMOS Bandgap Reference Circuit with an Integrated Voltage-Reference Branch |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ANALOG DEVICES GLOBAL UNLIMITED COMPANY, BERMUDA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GUPTA, GAURAV;KALB, ARTHUR J.;SIGNING DATES FROM 20180717 TO 20180720;REEL/FRAME:046501/0172 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |