US20190372560A1 - Level shift circuit - Google Patents
Level shift circuit Download PDFInfo
- Publication number
- US20190372560A1 US20190372560A1 US16/432,329 US201916432329A US2019372560A1 US 20190372560 A1 US20190372560 A1 US 20190372560A1 US 201916432329 A US201916432329 A US 201916432329A US 2019372560 A1 US2019372560 A1 US 2019372560A1
- Authority
- US
- United States
- Prior art keywords
- transistor
- drain
- voltage
- power supply
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356069—Bistable circuits using additional transistors in the feedback circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
- H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
Definitions
- the present invention relates to a level shift circuit.
- FIG. 2 illustrates a conventional circuit diagram of a level shift circuit 200 in related art.
- the conventional level shift circuit 200 includes a power supply terminal 201 , a ground terminal 202 , a constant voltage circuit 211 , input terminals 223 and 224 , NMOS transistors 212 and 213 , PMOS transistors 214 , 215 , 217 , 218 , and 220 , and an output terminal 222 .
- the constant voltage circuit 211 has one end connected to the power supply terminal 201 and the other end connected to a gate of the PMOS transistor 214 and a gate of the PMOS transistor 215 .
- the NMOS transistor 212 has a gate connected to the input terminal 223 , a source connected to the ground terminal 202 , and a drain connected to a drain of the PMOS transistor 214 .
- the NMOS transistor 213 has a gate connected to the input terminal 224 , a source connected to the ground terminal 202 , and a drain connected to a drain of the PMOS transistor 215 .
- the PMOS transistor 217 has a source connected to the power supply terminal 201 and a drain connected to a source of the PMOS transistor 214 and a gate of the PMOS transistor 218 .
- the PMOS transistor 218 has a source connected to the power supply terminal 201 and a drain connected to a source of the PMOS transistor 215 , a gate of the PMOS transistor 217 , and a gate of the PMOS transistor 220 .
- the PMOS transistor 220 has a source connected to the power supply terminal 201 and a drain connected to the output terminal 222 .
- an NMOS transistor 226 which pulls down the output terminal 222 at turning-off of the PMOS transistor 220 is connected to the output terminal 222 .
- a voltage VBIAS at the other end of the constant voltage circuit 211 becomes a value obtained by subtracting the voltage VREF from the voltage VDD at the power supply terminal 201 . Since the voltage VBIAS is supplied to the gates of the PMOS transistors 214 and 215 , their source voltages VP 1 and VP 2 are respectively clamped so as not to become lower than a voltage obtained by adding the threshold voltage
- This clamping is necessary because the gate-source breakdown voltages of all transistors are lower than the voltage VDD.
- these voltages can be selected as 12V for the voltage VDD, 6V for the gate-source breakdown voltage, 4V for the voltage VREF, and 1V for the voltage
- An input of high level (e.g., 5V) to the input terminal 223 and an input of low level (e.g., 0V) to the input terminal 224 turns on the NMOS transistor 212 and turns off the NMOS transistor 213 .
- the voltage VP 1 is clamped by the PMOS transistor 214 to become VDD ⁇ VREF+
- the voltage VP 2 becomes the voltage VDD and hence the PMOS transistors 217 and 220 turn off.
- the voltage VOUT at the output terminal 222 becomes 0V by turning on of the NMOS transistor 226 .
- An input of low level to the input terminal 223 and an input of high level to the input terminal 224 turn on the NMOS transistor and turn off the NMOS transistor 212 .
- the voltage VP 2 is clamped by the PMOS transistor 215 to become VDD ⁇ VREF+
- the PMOS transistors 217 and 220 are turned on, the voltage VP 1 becomes the voltage VDD and hence the PMOS transistor 218 turns off. Since at this time, the NMOS transistor 226 is turned off, the voltage VOUT at the output terminal 222 becomes the voltage VDD.
- the PMOS transistor 220 is switched according to the signals of the input terminals 223 and 224 to obtain the voltage VDD or 0V from the output terminal 222 as the result of level shifting (refer to, for example, Japanese Patent Application Laid-Open No. H11 (1999)-205123).
- the output logic becomes indefinite. Even when the output logic becomes indefinite, a transistor receiving its signal is preferably turned off.
- the present invention provides a level shift circuit which fixes the output terminal 222 to the voltage VDD at low impedance so that the voltage VOUT does not become indefinite even when the voltage VN 1 and the voltage VN 2 are at low level.
- a level shift circuit includes: a first transistor having a source connected to a first power supply terminal; a second transistor having a source connected to the first power supply terminal, a gate connected to a drain of the first transistor, and a drain connected to a gate of the first transistor; a first resistive element connected between the first power supply terminal and the drain of the first transistor; a second resistive element connected between the first power supply terminal and the drain of the second transistor; a third transistor having a source connected to a second power supply terminal, a gate connected to a first input terminal, and a drain connected to the drain of the first transistor; a fourth transistor having a source connected to the second power supply terminal, a gate connected to a second input terminal, and a drain connected to the drain of the second transistor; a fifth transistor having a source connected to the first power supply terminal, a gate connected to the drain of the second transistor, and a drain connected to an output terminal of the level shift circuit; a logic circuit having a first input terminal connected to the drain of
- a level shift circuit of the present invention it is possible to output a desired output logic without having an indefinite output voltage since the level shift circuit includes two resistors which fix the logic when the two input terminals become low level, and a logic circuit and transistors which set the logic of the output terminal to a desired value according to the fixation of the logic.
- FIG. 1 is a circuit diagram illustrating a level shift circuit according to an embodiment of the present invention.
- FIG. 2 is a circuit diagram of a conventional level shift circuit in related art.
- FIG. 1 is a circuit diagram of a level shift circuit 100 according to an embodiment of the present invention.
- the level shift circuit 100 includes a power supply terminal 101 , a ground terminal 102 , a constant voltage circuit 111 , input terminals 123 and 124 , NMOS transistors 112 and 113 , PMOS transistors 114 , 115 , 117 , 118 , 120 , and 121 , an output terminal 122 , resistors 116 and 119 , and a NAND circuit 125 .
- the constant voltage circuit 111 has one end connected to the power supply terminal 101 and the other end connected to a gate of the PMOS transistor 114 and a gate of the PMOS transistor 115 .
- the NMOS transistor 112 has a gate connected to the input terminal 123 , a source connected to the ground terminal 102 , and a drain connected to a drain of the PMOS transistor 114 .
- the NMOS transistor 113 has a gate connected to the input terminal 124 , a source connected to the ground terminal 102 , and a drain connected to a drain of the PMOS transistor 115 .
- the PMOS transistor 117 has a source connected to the power supply terminal 101 and a drain connected to a source of the PMOS transistor 114 , a gate of the PMOS transistor 118 , the other end of the resistor 116 , and a first input terminal of the NAND circuit 125 .
- the PMOS transistor 118 has a source connected to the power supply terminal 101 and a drain connected to a source of the PMOS transistor 115 , a gate of the PMOS transistor 117 , a gate of the PMOS transistor 120 , the other end of the resistor 119 , and a second input terminal of the NAND circuit 125 .
- the PMOS transistor 120 has a source connected to the power supply terminal 101 and a drain connected to the output terminal 122 .
- the resistor 116 has one end connected to the power supply terminal 101 .
- the resistor 119 has one end connected to the power supply terminal 101 .
- the PMOS transistor 121 has a source connected to the power supply terminal 101 and a drain connected to the output terminal 122 .
- the NAND circuit 125 has an output connected to a gate of the PMOS transistor 121 .
- An NMOS transistor 126 which pulls down the output terminal 122 is connected to the output terminal 122 .
- a voltage across the constant voltage circuit 111 is a voltage VREF
- a voltage applied to the power supply terminal 101 is a voltage VDD
- a voltage VBIAS at the other end of the constant voltage circuit 111 becomes a value obtained by subtracting the voltage VREF from the voltage VDD. Since the voltage VBIAS is supplied to the gates of the PMOS transistors 114 and 115 , their source voltages VP 1 and VP 2 are respectively clamped so as not to become lower than a voltage obtained by adding the threshold voltage
- the voltages can be selected as 12V for the voltage VDD, 6V for the gate-source breakdown voltage, 4V for the voltage VREF, and 1V for the voltage
- an input of high level (e.g., 5V) to the input terminal 123 and an input of low level (e.g., 0V) to the input terminal 124 turns on the NMOS transistor 112 , and turns off the NMOS transistor 113 .
- the voltage VP 1 is clamped by the PMOS transistor 114 to become VDD ⁇ VREF+
- the voltage VP 2 becomes the voltage VDD and hence the PMOS transistors 117 and 120 turn off.
- the NAND circuit 125 operates on the voltage VBIAS as a reference potential to provide the voltage VDD from the input voltages VP 1 and VP 2 applied thereto.
- the PMOS transistor 121 therefore turns off.
- a voltage VOUT at the output terminal 122 becomes 0V by turning on of the NMOS transistor 126 .
- an input of low level to the input terminal 123 and an input of high level to the input terminal 124 turn on the NMOS transistor 113 , and turn off the NMOS transistor 112 .
- the voltage VP 2 is clamped by the PMOS transistor 115 to become VDD ⁇ VREF+
- the voltage VP 1 becomes the voltage VDD and hence the PMOS transistor 118 turns off.
- the NAND circuit 125 provides the voltage VDD from the input voltages VP 1 and VP 2 .
- the PMOS transistor 121 therefore turns off.
- the voltage VOUT at the output terminal 122 becomes the voltage VDD by turning off of the NMOS transistor 126 .
- an input of low level to the input terminal 123 and to the input terminal 124 turn off the NMOS transistors 113 and 112 .
- the voltages VP 2 and VP 1 become the voltage VDD by the resistors 116 and 119 , and hence the PMOS transistors 117 , 118 , and 120 turn off.
- the NAND circuit 125 outputs the voltage VBIAS from the input voltages VP 1 and VP 2 .
- the PMOS transistor 121 therefore turns on. Since the NMOS transistor 126 is turned off, the voltage VOUT at the output terminal 122 becomes the voltage VDD by the PMOS transistor 121 .
- the level shift circuit 100 since the level shift circuit 100 according to the present embodiment includes the resistors 116 and 119 , the NAND circuit 125 , and the PMOS transistor 121 , the output terminal 122 does not become indefinite and the voltage VOUT can be made equal to the voltage VDD even when low level is applied to the input terminals 123 and 124 . Unintentional turning on of the PMOS transistor 127 is therefore prevented even though the PMOS transistor 127 is connected to the output terminal 122 .
- the NAND circuit 125 may be replaced with an AND circuit, and the PMOS transistor 121 may be replaced with an NMOS transistor.
- the resistors 116 and 119 may include a pulling-up function.
- a depletion transistor or a JFET may be used therefor.
- the MOS transistors are used as for the level shift circuit, bipolar transistors and the like may be used.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Abstract
Description
- Priority is claimed on Japanese Patent Application No. 2018-107790, filed on Jun. 5, 2018, the content of which is incorporated herein by reference.
- The present invention relates to a level shift circuit.
-
FIG. 2 illustrates a conventional circuit diagram of alevel shift circuit 200 in related art. - The conventional
level shift circuit 200 includes apower supply terminal 201, aground terminal 202, aconstant voltage circuit 211,input terminals NMOS transistors PMOS transistors output terminal 222. - The
constant voltage circuit 211 has one end connected to thepower supply terminal 201 and the other end connected to a gate of thePMOS transistor 214 and a gate of thePMOS transistor 215. TheNMOS transistor 212 has a gate connected to theinput terminal 223, a source connected to theground terminal 202, and a drain connected to a drain of thePMOS transistor 214. TheNMOS transistor 213 has a gate connected to theinput terminal 224, a source connected to theground terminal 202, and a drain connected to a drain of thePMOS transistor 215. ThePMOS transistor 217 has a source connected to thepower supply terminal 201 and a drain connected to a source of thePMOS transistor 214 and a gate of thePMOS transistor 218. ThePMOS transistor 218 has a source connected to thepower supply terminal 201 and a drain connected to a source of thePMOS transistor 215, a gate of thePMOS transistor 217, and a gate of thePMOS transistor 220. ThePMOS transistor 220 has a source connected to thepower supply terminal 201 and a drain connected to theoutput terminal 222. In general, anNMOS transistor 226 which pulls down theoutput terminal 222 at turning-off of thePMOS transistor 220 is connected to theoutput terminal 222. - Assuming that a voltage across the
constant voltage circuit 211 is VREF, a voltage VBIAS at the other end of theconstant voltage circuit 211 becomes a value obtained by subtracting the voltage VREF from the voltage VDD at thepower supply terminal 201. Since the voltage VBIAS is supplied to the gates of thePMOS transistors - This clamping is necessary because the gate-source breakdown voltages of all transistors are lower than the voltage VDD. For example, these voltages can be selected as 12V for the voltage VDD, 6V for the gate-source breakdown voltage, 4V for the voltage VREF, and 1V for the voltage |VTHP|.
- An input of high level (e.g., 5V) to the
input terminal 223 and an input of low level (e.g., 0V) to theinput terminal 224 turns on theNMOS transistor 212 and turns off theNMOS transistor 213. The voltage VP1 is clamped by thePMOS transistor 214 to become VDD−VREF+|VTHP|. At this time, since thePMOS transistor 218 is turned on, the voltage VP2 becomes the voltage VDD and hence thePMOS transistors output terminal 222 becomes 0V by turning on of theNMOS transistor 226. - An input of low level to the
input terminal 223 and an input of high level to theinput terminal 224 turn on the NMOS transistor and turn off theNMOS transistor 212. The voltage VP2 is clamped by thePMOS transistor 215 to become VDD−VREF+|VTHP|. At this time, since thePMOS transistors PMOS transistor 218 turns off. Since at this time, theNMOS transistor 226 is turned off, the voltage VOUT at theoutput terminal 222 becomes the voltage VDD. - As described above, according to the conventional
level shift circuit 200, thePMOS transistor 220 is switched according to the signals of theinput terminals output terminal 222 as the result of level shifting (refer to, for example, Japanese Patent Application Laid-Open No. H11 (1999)-205123). - In the conventional
level shift circuit 200 such as described above, when the voltage VN1 of theinput terminal 223 and the voltage VN2 of theinput terminal 224 are both at low level, the voltage VP1 and the voltage VP2 become indefinite, and the voltage VOUT becomes indefinite because theNMOS transistor 226 is also turned off. - Further, in case a
PMOS transistor 227 receiving the voltage VOUT at its gate is connected to theoutput terminal 222, by a rapid rise in the voltage VDD during the indefinite state of the voltage VOUT, a potential difference occurs between the voltage VDD and the voltage VOUT due to a parasitic capacitance between the drain and source of theNMOS transistor 226, thus turning on thePMOS transistor 227. - In the level shift circuit, it is not preferable that the output logic becomes indefinite. Even when the output logic becomes indefinite, a transistor receiving its signal is preferably turned off.
- The present invention provides a level shift circuit which fixes the
output terminal 222 to the voltage VDD at low impedance so that the voltage VOUT does not become indefinite even when the voltage VN1 and the voltage VN2 are at low level. - A level shift circuit according to an embodiment of the present invention includes: a first transistor having a source connected to a first power supply terminal; a second transistor having a source connected to the first power supply terminal, a gate connected to a drain of the first transistor, and a drain connected to a gate of the first transistor; a first resistive element connected between the first power supply terminal and the drain of the first transistor; a second resistive element connected between the first power supply terminal and the drain of the second transistor; a third transistor having a source connected to a second power supply terminal, a gate connected to a first input terminal, and a drain connected to the drain of the first transistor; a fourth transistor having a source connected to the second power supply terminal, a gate connected to a second input terminal, and a drain connected to the drain of the second transistor; a fifth transistor having a source connected to the first power supply terminal, a gate connected to the drain of the second transistor, and a drain connected to an output terminal of the level shift circuit; a logic circuit having a first input terminal connected to the drain of the first transistor, and a second input terminal connected to the drain of the second transistor; and a sixth transistor having a source connected to the first power supply terminal, a gate connected to an output terminal of the logic circuit, and a drain connected to the output terminal of the level shift circuit.
- According to a level shift circuit of the present invention, it is possible to output a desired output logic without having an indefinite output voltage since the level shift circuit includes two resistors which fix the logic when the two input terminals become low level, and a logic circuit and transistors which set the logic of the output terminal to a desired value according to the fixation of the logic.
-
FIG. 1 is a circuit diagram illustrating a level shift circuit according to an embodiment of the present invention; and -
FIG. 2 is a circuit diagram of a conventional level shift circuit in related art. - Embodiments of the present inventions will hereinafter be described with reference to the accompanying drawings.
-
FIG. 1 is a circuit diagram of alevel shift circuit 100 according to an embodiment of the present invention. - The
level shift circuit 100 includes apower supply terminal 101, aground terminal 102, aconstant voltage circuit 111,input terminals NMOS transistors PMOS transistors output terminal 122,resistors NAND circuit 125. - The
constant voltage circuit 111 has one end connected to thepower supply terminal 101 and the other end connected to a gate of thePMOS transistor 114 and a gate of thePMOS transistor 115. TheNMOS transistor 112 has a gate connected to theinput terminal 123, a source connected to theground terminal 102, and a drain connected to a drain of thePMOS transistor 114. TheNMOS transistor 113 has a gate connected to theinput terminal 124, a source connected to theground terminal 102, and a drain connected to a drain of thePMOS transistor 115. ThePMOS transistor 117 has a source connected to thepower supply terminal 101 and a drain connected to a source of thePMOS transistor 114, a gate of thePMOS transistor 118, the other end of theresistor 116, and a first input terminal of theNAND circuit 125. ThePMOS transistor 118 has a source connected to thepower supply terminal 101 and a drain connected to a source of thePMOS transistor 115, a gate of thePMOS transistor 117, a gate of thePMOS transistor 120, the other end of theresistor 119, and a second input terminal of theNAND circuit 125. ThePMOS transistor 120 has a source connected to thepower supply terminal 101 and a drain connected to theoutput terminal 122. Theresistor 116 has one end connected to thepower supply terminal 101. Theresistor 119 has one end connected to thepower supply terminal 101. ThePMOS transistor 121 has a source connected to thepower supply terminal 101 and a drain connected to theoutput terminal 122. TheNAND circuit 125 has an output connected to a gate of thePMOS transistor 121. AnNMOS transistor 126 which pulls down theoutput terminal 122 is connected to theoutput terminal 122. - Assuming that a voltage across the
constant voltage circuit 111 is a voltage VREF, and a voltage applied to thepower supply terminal 101 is a voltage VDD, a voltage VBIAS at the other end of theconstant voltage circuit 111 becomes a value obtained by subtracting the voltage VREF from the voltage VDD. Since the voltage VBIAS is supplied to the gates of thePMOS transistors - A description will next be made as to the operation of the
level shift circuit 100 according to the present embodiment. - As the first state, an input of high level (e.g., 5V) to the
input terminal 123 and an input of low level (e.g., 0V) to theinput terminal 124 turns on theNMOS transistor 112, and turns off theNMOS transistor 113. The voltage VP1 is clamped by thePMOS transistor 114 to become VDD−VREF+|VTHP|. At this time, since thePMOS transistor 118 is turned on, the voltage VP2 becomes the voltage VDD and hence thePMOS transistors NAND circuit 125 operates on the voltage VBIAS as a reference potential to provide the voltage VDD from the input voltages VP1 and VP2 applied thereto. ThePMOS transistor 121 therefore turns off. A voltage VOUT at theoutput terminal 122 becomes 0V by turning on of theNMOS transistor 126. - As a second state, an input of low level to the
input terminal 123 and an input of high level to theinput terminal 124 turn on theNMOS transistor 113, and turn off theNMOS transistor 112. The voltage VP2 is clamped by thePMOS transistor 115 to become VDD−VREF+|VTHP|. At this time, since thePMOS transistors PMOS transistor 118 turns off. TheNAND circuit 125 provides the voltage VDD from the input voltages VP1 and VP2. ThePMOS transistor 121 therefore turns off. The voltage VOUT at theoutput terminal 122 becomes the voltage VDD by turning off of theNMOS transistor 126. - As a third state, an input of low level to the
input terminal 123 and to theinput terminal 124 turn off theNMOS transistors resistors PMOS transistors NAND circuit 125 outputs the voltage VBIAS from the input voltages VP1 and VP2. ThePMOS transistor 121 therefore turns on. Since theNMOS transistor 126 is turned off, the voltage VOUT at theoutput terminal 122 becomes the voltage VDD by thePMOS transistor 121. - As described above, since the
level shift circuit 100 according to the present embodiment includes theresistors NAND circuit 125, and thePMOS transistor 121, theoutput terminal 122 does not become indefinite and the voltage VOUT can be made equal to the voltage VDD even when low level is applied to theinput terminals PMOS transistor 127 is therefore prevented even though thePMOS transistor 127 is connected to theoutput terminal 122. - Although the embodiment of the present invention has been described above, the present invention is not limited to the above embodiment. It is needless to say that various changes can be made thereto within the scope not departing from the gist of the present invention.
- For example, in the above embodiment, the
NAND circuit 125 may be replaced with an AND circuit, and thePMOS transistor 121 may be replaced with an NMOS transistor. Also, for example, it is enough for theresistors
Claims (3)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018-107790 | 2018-06-05 | ||
JP2018107790A JP7097749B2 (en) | 2018-06-05 | 2018-06-05 | Level shift circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
US10498313B1 US10498313B1 (en) | 2019-12-03 |
US20190372560A1 true US20190372560A1 (en) | 2019-12-05 |
Family
ID=68693269
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/432,329 Active US10498313B1 (en) | 2018-06-05 | 2019-06-05 | Level shift circuit |
Country Status (4)
Country | Link |
---|---|
US (1) | US10498313B1 (en) |
JP (1) | JP7097749B2 (en) |
CN (1) | CN110572147A (en) |
TW (1) | TW202013895A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6998850B2 (en) * | 2018-09-21 | 2022-01-18 | エイブリック株式会社 | Constant current circuit |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11205123A (en) * | 1998-01-20 | 1999-07-30 | Toshiba Corp | High withstand voltage power integrated circuit |
KR100518558B1 (en) * | 2003-02-18 | 2005-10-04 | 삼성전자주식회사 | Level shifter having low peak current |
US20050134355A1 (en) * | 2003-12-18 | 2005-06-23 | Masato Maede | Level shift circuit |
JP4610381B2 (en) * | 2005-03-16 | 2011-01-12 | パナソニック株式会社 | Level shift circuit and level shift device |
TWI268662B (en) * | 2005-06-29 | 2006-12-11 | Sunplus Technology Co Ltd | Level shifter circuit |
JP4672575B2 (en) * | 2006-03-08 | 2011-04-20 | 三菱電機株式会社 | Power device drive circuit |
US7956642B2 (en) | 2007-06-26 | 2011-06-07 | Qualcomm Incorporated | Level shifter having low duty cycle distortion |
US20100123506A1 (en) * | 2008-11-20 | 2010-05-20 | Cung Vu | Multistage level translator |
US8456929B2 (en) * | 2010-04-07 | 2013-06-04 | Qualcomm Incorporated | Circuits, systems, and methods for dynamic voltage level shifting |
TWI451698B (en) * | 2012-02-21 | 2014-09-01 | Global Unichip Corp | High speed level shifter with low input voltage to wide-range high output voltage |
US9484922B2 (en) * | 2014-04-10 | 2016-11-01 | Freescale Semiconductor, Inc. | Voltage level shifter module |
JP6336831B2 (en) * | 2014-06-25 | 2018-06-06 | ローム株式会社 | Interface circuit and semiconductor integrated circuit using the same |
JP6719242B2 (en) * | 2016-03-23 | 2020-07-08 | エイブリック株式会社 | Level shift circuit |
US9859894B1 (en) * | 2017-01-26 | 2018-01-02 | Elite Semiconductor Memory Technology Inc. | Level shifting circuit and integrated circuit |
-
2018
- 2018-06-05 JP JP2018107790A patent/JP7097749B2/en active Active
-
2019
- 2019-05-22 TW TW108117616A patent/TW202013895A/en unknown
- 2019-05-31 CN CN201910468604.1A patent/CN110572147A/en active Pending
- 2019-06-05 US US16/432,329 patent/US10498313B1/en active Active
Also Published As
Publication number | Publication date |
---|---|
CN110572147A (en) | 2019-12-13 |
JP7097749B2 (en) | 2022-07-08 |
US10498313B1 (en) | 2019-12-03 |
JP2019213056A (en) | 2019-12-12 |
TW202013895A (en) | 2020-04-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8080989B2 (en) | Bandgap reference voltage generating circuit for obtaining stable output voltage in short time by performing stable start-up when switched from sleep mode to operation mode | |
CN109213248B (en) | Negative power supply control circuit and power supply device | |
EP1229648B1 (en) | Output circuit | |
US7528641B2 (en) | Delay circuit having a correction circuit | |
US7498847B2 (en) | Output driver that operates both in a differential mode and in a single mode | |
JP2007096731A (en) | Mute circuit | |
US20070285159A1 (en) | High-impedance level-shifting amplifier capable of handling input signals with a voltage magnitude that exceeds a supply voltage | |
JP3492765B2 (en) | Level conversion circuit | |
US10498313B1 (en) | Level shift circuit | |
US9660651B2 (en) | Level shift circuit | |
US8957708B2 (en) | Output buffer and semiconductor device | |
US8779829B2 (en) | Level shift circuit | |
US6111456A (en) | Semiconductor circuit | |
US10666244B2 (en) | Comparator and oscillation circuit | |
KR101738778B1 (en) | Post driver | |
US20050068070A1 (en) | I/O buffer with wide range voltage translator | |
US9620185B1 (en) | Voltage supply devices generating voltages applied to nonvolatile memory cells | |
JP2004129276A (en) | Track and hold circuit | |
US7944247B2 (en) | Operating circuit | |
US10903797B2 (en) | Bias circuit based on BiFET technology for supplying a bias current to an RF power amplifier | |
US6621322B2 (en) | Voltage generating circuit, level shift circuit and semiconductor device | |
KR920004343B1 (en) | Interface circuit | |
US11502674B2 (en) | Optimized low Ron flatness gate driver | |
US8975929B2 (en) | High voltage tolerant input buffer | |
WO2018106600A1 (en) | Voltage clamp circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ABLIC INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TAKADA, KOSUKE;UNO, MASAYUKI;SIGNING DATES FROM 20190510 TO 20190518;REEL/FRAME:049383/0321 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: ABLIC INC., JAPAN Free format text: CHANGE OF ADDRESS;ASSIGNOR:ABLIC INC.;REEL/FRAME:064021/0575 Effective date: 20230424 |