US20190207006A1 - Memory Cell With Asymmetric Word Line And Erase Gate For Decoupled Program Erase Performance - Google Patents
Memory Cell With Asymmetric Word Line And Erase Gate For Decoupled Program Erase Performance Download PDFInfo
- Publication number
- US20190207006A1 US20190207006A1 US15/922,571 US201815922571A US2019207006A1 US 20190207006 A1 US20190207006 A1 US 20190207006A1 US 201815922571 A US201815922571 A US 201815922571A US 2019207006 A1 US2019207006 A1 US 2019207006A1
- Authority
- US
- United States
- Prior art keywords
- gate
- memory cell
- floating gate
- word line
- erase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000007667 floating Methods 0.000 claims abstract description 141
- 239000000758 substrate Substances 0.000 claims abstract description 21
- 238000000034 method Methods 0.000 claims description 32
- 230000006870 function Effects 0.000 claims 1
- 230000008878 coupling Effects 0.000 abstract description 9
- 238000010168 coupling process Methods 0.000 abstract description 9
- 238000005859 coupling reaction Methods 0.000 abstract description 9
- 239000007943 implant Substances 0.000 description 13
- 150000004767 nitrides Chemical class 0.000 description 13
- 125000006850 spacer group Chemical group 0.000 description 10
- 241001270131 Agaricus moelleri Species 0.000 description 8
- 230000008569 process Effects 0.000 description 6
- 230000003647 oxidation Effects 0.000 description 5
- 238000007254 oxidation reaction Methods 0.000 description 5
- 230000008021 deposition Effects 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 238000001459 lithography Methods 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 244000208734 Pisonia aculeata Species 0.000 description 1
- 230000003042 antagnostic effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
- H01L29/42328—Gate electrodes for transistors with a floating gate with at least one additional gate other than the floating gate and the control gate, e.g. program gate, erase gate or select gate
-
- H01L27/11521—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/08—Address circuits; Decoders; Word-line control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7841—Field effect transistors with field effect produced by an insulated gate with floating body, e.g. programmable transistors
Definitions
- the present disclosure relates to memory cells, e.g., flash memory cells, and more particularly, to a split-gate flash memory cell or other memory cell having a floating gate with a decoupled and asymmetric program and erase overlap over the floating gate.
- Certain memory cells include at least one floating gate that is/are programmed and erased through one or more program/erase gates, word lines, or other conductive element(s). Some memory cells use a common program/erase gate extending over a floating gate to both program and erase the cell.
- the floating gate is formed by a Poly1 layer
- the program/erase gate is formed by a Poly2 layer that partially overlaps the underlying Poly1 floating gate in the lateral direction.
- FIG. 1 illustrates a partial cross-sectional view of an example memory cell 10 A including a Poly1 floating gate 14 and overlying “football” oxide 16 formed over a substrate 12 , and Poly2 common program/erase gate 18 extending partially over the floating gate 14 .
- a distance of lateral overlap between the program/erase gate 18 and underlying floating gate 14 also referred to as the P1/P2 overlap distance or “FG overlap distance,” is indicated in FIG. 1 .
- the FG overlap distance typically affects both the program and erase characteristics of the cell, including the program and erase current for the cell.
- programming efficiency e.g., lower current
- erase efficiency e.g., higher current
- increasing the difference between the erase state current (Ir1) and program state current (Ir0) increases the cell performance/efficiency, and vice versa.
- the erase and program efficiency are antagonistic, and may define a relatively small window for FG overlap distance that provides and effective or desirable difference between program and erase state currents (Ir1/Ir0 difference). Further, the Ir1/Ir0 window is reduced with reduced cell size, due to higher program and erase voltages required in smaller cells, which limits scaling of certain memory cells.
- the FG overlap distance may be asymmetrical between the different floating gates due to inherent alignment imperfections or tolerances associated with manufacturing, which may be disadvantageous.
- FIG. 2 illustrates an example of a mirrored memory cell 10 B (e.g., a SuperFlash cell) including two spaced-apart floating gates 14 with a respective program/erase gate 18 formed over each floating gate 14 .
- a mirrored memory cell 10 B e.g., a SuperFlash cell
- FIG. 2 illustrates an example of a mirrored memory cell 10 B (e.g., a SuperFlash cell) including two spaced-apart floating gates 14 with a respective program/erase gate 18 formed over each floating gate 14 .
- FIG. 3 illustrates another example mirrored memory cell 10 C (e.g., a SuperFlash cell) including two spaced-apart floating gates 14 , a word line 20 formed over each floating gate 14 , and a common erase gate or “coupling gate” 22 formed between and extending over both floating gates 14 , such that for each floating gate 14 , the program and erase couplings to the respective floating gate 14 are decoupled.
- a mirrored memory cell 10 C e.g., a SuperFlash cell
- Embodiments of the present disclosure provide a memory cell (e.g., flash memory cell) and method for forming a memory cell having at least one floating gate, and a word line (or other program node) and erase gate (or other erase node) associated with the floating gate, wherein (a) the word line and erase gate are decoupled from each other and (b) the extent to which the word line and erase gate overlap the floating gate is asymmetrical, e.g., the erase gate overlaps the floating gate by a substantially greater extent then the word line overlaps the floating gate.
- This configuration allows the program and erase coupling to the floating gate to be optimized independently, e.g., to decrease or minimize the program current and/or increase or maximize the erase current for the cell.
- One embodiment provides a method of forming a memory cell, including forming a floating gate over a substrate; forming a word line over the floating gate such that the word line overlaps the floating gate by a first lateral distance; and forming an erase gate over the floating gate (e.g., simultaneous with, or separate from the forming of the word line) such that the erase gate overlaps the floating gate by a second lateral distance that is substantially greater than the first lateral distance.
- the memory cell comprises a flash memory cell.
- the memory cell may comprise any type of SuperFlash memory cell manufactured by Microchip Technology Inc., having a headquarters at 2355 W. Chandler Blvd., Chandler, Ariz. 85224, or a modified version of such memory cells.
- the method includes forming a pair of floating gates of the memory cell, and forming a word line and erase gate over each floating gate, wherein for each floating gate, the respective word line overlaps the respective floating gate by a first respective lateral distance and the respective erase gate overlaps the respective floating gate by a second respective lateral distance that is substantially greater than the first respective lateral distance.
- the erase gates for the pair of floating gates are provided by a shared gate (control gate).
- the word line and the erase gate are formed in a common poly layer.
- the floating gate is formed in a Poly1 layer, and the word line and erase gate are formed in a Poly2 layer.
- the erase gate-floating gate lateral overlap distance is at least 1.5 times, at least 2 times, at least 3 times, at least 4 times, at least 5 times, at least 6 times, at least 7 times, at least 8 times, at least 9 times, or at least 10 times as great as the word line-floating gate lateral overlap distance.
- the program current for the word line is at least 2 times, at least 10 times, at least 100 times, at least 1000 times, at least 5000 times, or at least 10,000 times as large as the program current for the word line or for a conventional cell with symmetrical word line/erase gate overlap over the floating gate.
- Another embodiment provides a memory cell including a substrate; a floating gate formed over the substrate; and a word line and an erase gate formed over the floating gate; wherein the word line overlaps the floating gate by a first lateral distance, and the erase gate overlaps the floating gate by a second lateral distance that is substantially greater than the first lateral distance.
- the memory cell includes a pair of floating gates, and a word line and an erase gate over each floating gate, wherein for each floating gate, the respective word line overlaps the respective floating gate by a first lateral distance and the respective erase gate overlaps the respective floating gate by a second lateral distance that is substantially greater than the first lateral distance.
- the concepts disclosed herein may apply to any suitable memory cell, e.g., certain flash memory cells or other memory cells including a floating gate.
- the concepts disclosed herein may be applied to the type of memory cell shown in FIG. 3 , e.g., by shifting the FG-overlying portions of the word lines and erase gate laterally to provide a substantially asymmetrical program/erase FG overlap over each respective floating gate.
- FIG. 1 illustrates a partial cross-sectional view of an example conventional memory cell including a Poly1 floating gate and a Poly2 common program/erase gate extending partially over the floating gate.
- FIG. 2 illustrates an example mirrored memory cell (e.g., a SuperFlash cell) including two floating gates.
- mirrored memory cell e.g., a SuperFlash cell
- FIG. 3 illustrates another example mirrored memory cell (e.g., a SuperFlash cell) including two floating gates, a word line formed over each floating gate, and a common erase gate formed over both floating gates, such that for each floating gate, the program and erase couplings to the floating gate are decoupled.
- a SuperFlash cell e.g., a SuperFlash cell
- FIG. 4 illustrates a cross-section of an example memory cell formed according to an embodiment of the present invention.
- FIG. 5 illustrates an example method of forming the example memory cell structure shown in FIG. 4 .
- FIG. 6 illustrates a cross-section of an example another example memory cell formed according to an embodiment of the present invention.
- FIG. 7 illustrates an example method of forming the example memory cell structure shown in FIG. 6 .
- FIG. 8 illustrates a more detailed example method of forming the example memory cell shown in FIG. 6 .
- Embodiments of the present disclosure provide a memory cell (e.g., flash memory cell) and method for forming a memory cell having at least one floating gate, and a word line (or other program node) and erase gate (or other erase node) associated with the floating gate, wherein (a) the word line and erase gate are decoupled from each other and (b) the extent to which the word line and erase gate overlap the floating gate is asymmetrical, e.g., the erase gate overlaps the floating gate by a substantially greater extent then the word line overlaps the floating gate.
- This configuration allows the program and erase coupling to the floating gate to be optimized independently, e.g., to decrease or minimize the program current and/or increase or maximize the erase current for the cell.
- FIG. 4 illustrates a cross-section of an example memory cell structure 100 formed according to an embodiment of the present invention.
- Memory cell structure 100 includes a floating gate 104 formed over a substrate 102 , an oxide region 106 formed over the floating gate 104 , tunnel oxide layer 108 formed over the floating gate 104 /oxide 106 structure, a word line 110 extending over a first side of the floating gate 104 , and an erase gate 112 extending partially over a second side of the floating gate 104 .
- the floating gate 104 is formed from in a Poly1 layer, and the word line 110 and erase gate 112 are formed (e.g., simultaneously) from a poly2 layer, using known IC manufacturing techniques.
- the word line 110 overlaps the floating gate 104 by a lateral distance indicated as “WL/FG overlap,” while the erase gate 112 overlaps the floating gate 104 by a lateral distance indicated as “EG/FG overlap,” which is substantially greater than the WL/FG overlap, to thereby define a substantial asymmetry between the program FG overlap and the erase FG overlap, as discussed above.
- the WL/FG overlap is at least 1.5 times, at least 2 times, at least 3 times, at least 4 times, at least 5 times, at least 6 times, at least 7 times, at least 8 times, at least 9 times, or at least 10 times as great as the WL/FG overlap.
- FIG. 5 illustrates an example method 150 of forming the example memory cell structure 100 shown in FIG. 4 .
- a gate oxidation is performed or occurs on a top surface of substrate 102 .
- a poly1 layer is deposited over the substrate 102 .
- a nitride layer is deposited over the poly1 layer 102 .
- a floating gate structure is formed from the poly1 layer, e.g., by a FG lithography and nitride etch process.
- a FG poly oxidation is performed, which may form a football-shaped oxide over the floating gate structure and define the concave upper surface of the floating gate structure.
- an HDP oxide deposition may be performed over the football-shaped oxide.
- a CMP may be performed on the HDP oxide to define the flat-topped oxide region 106 shown in FIG. 4 .
- a floating gate nitride removal process may be performed.
- a poly1 etch may be performed to define the shape of floating gate 104 shown in FIG. 4 , by removing the portions of poly1 on the lateral side of the illustrated floating gate 104 .
- a sacrificial spacer layer may be deposited over the structure.
- the spacer layer may comprise a nitride layer having a thickness in the range of 200 ⁇ -600 ⁇ , or in the range of 300 ⁇ -500 ⁇ , e.g., a thickness of about 400 ⁇ .
- a HVII (High Voltage Ion Implant) source implant may be performed, to form a source implant region in the substrate 102 that may be self-aligned with the external lateral edge of the spacer layer.
- the source implant region may diffuse to define a source region that extends laterally under the floating gate 104 .
- the spacer layer may then be removed at 174 .
- a tunnel oxide 108 may then be formed, e.g., grown, over the structure at 176 .
- a poly2 layer may be deposited over the structure.
- a poly2 etch may be performed to define the word line 110 and erase gate 112 , as shown in FIG. 4 .
- FIG. 6 illustrates a portion of another example memory cell 200 formed according to an embodiment of the present invention.
- FIG. 5 shows a flat-top floating gate 204 , a flat-top oxide cap or “stud” region 206 formed over the flat-top floating gate 204 , a word line 210 extending over a first side of the floating gate 204 , and an erase gate 212 extending partially over a second side of the floating gate 204 .
- the flat-top floating gate 204 and the overlying flat-top oxide cap or “stud” region 206 may be formed in any suitable manner, for example using the method shown in FIG. 7 or 8 , discussed below.
- FIG. 6 illustrates certain advantages resulting from the substantially asymmetrical program/erase FG overlap over the flat-top floating gate 204 and flat-top oxide cap 206 .
- reducing the WL/FG overlap may allow for a reduction in the floating gate 204 height/thickness (TFG) and/or doping, which may decrease unwanted sidewall coupling between the word line (poly2) 210 and floating gate (poly1) 204 .
- increasing the EG/FG overlap may allow a reduction of the oxide cap height/thickness (Toc), which may increase the coupling between the erase gate (poly2) 212 and floating gate (poly1) 204 .
- the flat-top FG cell 200 may allow independent control of the poly1 thickness (TFG) and/or doping, and the oxide cap thickness Toc.
- FIG. 7 illustrates an example method 250 of forming the example memory cell structure 200 shown in FIG. 6 .
- a gate oxidation is performed or occurs on a top surface of substrate 202 .
- a poly1 layer is deposited over the substrate 202 .
- a nitride layer is deposited over the poly1 layer 202 .
- a flat-topped floating gate structure is formed from the poly1 layer, e.g., by a FG lithography and nitride etch process.
- an HDP oxide deposition may be performed directly on the flat-topped floating gate structure.
- the FG poly oxidation step to form a football-shaped oxide over the floating gate structure may be omitted.
- a CMP may be performed on the HDP oxide to define the flat-topped oxide region 206 shown in FIG. 4 .
- a floating gate nitride removal process may be performed.
- a poly1 etch may be performed to define the shape of floating gate 204 shown in FIG. 4 , by removing the portions of poly1 on the lateral side of the illustrated floating gate 204 .
- a sacrificial spacer layer may be deposited over the structure. Due to reduced oxide pullback, the required or optimal thickness of spacer layer may be reduced as compared with the spacer layer used in the formation of memory cell structure 100 shown in FIG. 4 , e.g., at step 170 of method 150 shown in FIG. 5 and discussed above.
- the spacer layer may comprise a nitride layer having a thickness in the range of 100 ⁇ -400 ⁇ , or in the range of 150 ⁇ -300 ⁇ , e.g., a thickness of about 200 ⁇ .
- a HVII (High Voltage Ion Implant) source implant may be performed, to form a source implant region in the substrate 202 that may be self-aligned with the external lateral edge of the spacer layer.
- the source implant region may diffuse to define a source region that extends laterally under the floating gate 204 .
- the spacer layer may be removed at 272 .
- a tunnel oxide 208 may then be formed, e.g., grown, over the structure at 274 .
- a poly2 layer may be deposited over the structure.
- a poly2 etch may be performed to define the word line 210 and erase gate 212 , as shown in FIG. 4 .
- FIG. 8 illustrates another example method 300 of forming the example memory cell structure 200 shown in FIG. 6 .
- a gate clean oxidation is performed on a top surface of substrate 202 .
- a FG poly (poly1) layer is deposited over the substrate 202 .
- a FG poly implant is performed.
- a FG nitride clean and deposition is performed.
- a FG photoresist is formed.
- a FG nitride etch is performed.
- a cell Vt (voltage threshold) implant is performed.
- a resist strip is performed.
- a wet clean is performed.
- a FG poly oxide clean is performed.
- an HDP oxide deposition is performed over the floating gate structure, with a selected oxide thickness, e.g., in the range of 1000 ⁇ -2500 ⁇ , or in the range of 1300 ⁇ -2000 ⁇ , or in the range of 1500 ⁇ -1800 ⁇ , e.g., a thickness of about 1650 ⁇ .
- a FG oxide CMP is performed, e.g., to a depth that leaves approximately 1200 ⁇ of the nitride layer.
- a FG nitride removal may be performed, e.g., a plasma etch to remove the 1200 A nitride thickness.
- a FG top up implant may be performed.
- a wet clean is performed.
- a POP poly oxide poly
- a FG/POP etch and in-situ ash process is performed.
- a resist strip is performed.
- a sacrificial FG nitride spacer is deposited over the structure.
- a HVII High Voltage Ion Implant
- an HVII source implant is performed.
- a resist strip is performed.
- the FG nitride spacer is removed.
- a tunnel oxide 108 may be formed, e.g., grown, over the structure.
- a poly2 layer is deposited over the structure.
- a poly2 etch may be performed to define the word line and erase gate.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
- This application claims priority to commonly owned United States Provisional Patent Application Nos. 62/612,864 filed Jan. 2, 2018 and 62/613,036 filed Jan. 2, 2018, which are both hereby incorporated by reference herein for all purposes.
- The present disclosure relates to memory cells, e.g., flash memory cells, and more particularly, to a split-gate flash memory cell or other memory cell having a floating gate with a decoupled and asymmetric program and erase overlap over the floating gate.
- Certain memory cells, including flash memory cells, include at least one floating gate that is/are programmed and erased through one or more program/erase gates, word lines, or other conductive element(s). Some memory cells use a common program/erase gate extending over a floating gate to both program and erase the cell. In some implementations, the floating gate is formed by a Poly1 layer, while the program/erase gate is formed by a Poly2 layer that partially overlaps the underlying Poly1 floating gate in the lateral direction.
-
FIG. 1 illustrates a partial cross-sectional view of anexample memory cell 10A including aPoly1 floating gate 14 and overlying “football”oxide 16 formed over asubstrate 12, and Poly2 common program/erase gate 18 extending partially over thefloating gate 14. A distance of lateral overlap between the program/erase gate 18 and underlyingfloating gate 14, also referred to as the P1/P2 overlap distance or “FG overlap distance,” is indicated inFIG. 1 . - The FG overlap distance typically affects both the program and erase characteristics of the cell, including the program and erase current for the cell. In particular, programming efficiency (e.g., lower current) is improved by a smaller FG overlap distance, while erase efficiency (e.g., higher current) is improved by a larger FG overlap distance. Typically, increasing the difference between the erase state current (Ir1) and program state current (Ir0) increases the cell performance/efficiency, and vice versa.
- Thus, the erase and program efficiency are antagonistic, and may define a relatively small window for FG overlap distance that provides and effective or desirable difference between program and erase state currents (Ir1/Ir0 difference). Further, the Ir1/Ir0 window is reduced with reduced cell size, due to higher program and erase voltages required in smaller cells, which limits scaling of certain memory cells.
- In addition, in cells that include multiple floating gates, e.g., mirrored dual-bitcell flash memory cells, the FG overlap distance may be asymmetrical between the different floating gates due to inherent alignment imperfections or tolerances associated with manufacturing, which may be disadvantageous.
-
FIG. 2 illustrates an example of a mirroredmemory cell 10B (e.g., a SuperFlash cell) including two spaced-apart floatinggates 14 with a respective program/erase gate 18 formed over eachfloating gate 14. -
FIG. 3 illustrates another example mirroredmemory cell 10C (e.g., a SuperFlash cell) including two spaced-apart floatinggates 14, aword line 20 formed over eachfloating gate 14, and a common erase gate or “coupling gate” 22 formed between and extending over bothfloating gates 14, such that for eachfloating gate 14, the program and erase couplings to the respectivefloating gate 14 are decoupled. - Embodiments of the present disclosure provide a memory cell (e.g., flash memory cell) and method for forming a memory cell having at least one floating gate, and a word line (or other program node) and erase gate (or other erase node) associated with the floating gate, wherein (a) the word line and erase gate are decoupled from each other and (b) the extent to which the word line and erase gate overlap the floating gate is asymmetrical, e.g., the erase gate overlaps the floating gate by a substantially greater extent then the word line overlaps the floating gate. This configuration allows the program and erase coupling to the floating gate to be optimized independently, e.g., to decrease or minimize the program current and/or increase or maximize the erase current for the cell.
- One embodiment provides a method of forming a memory cell, including forming a floating gate over a substrate; forming a word line over the floating gate such that the word line overlaps the floating gate by a first lateral distance; and forming an erase gate over the floating gate (e.g., simultaneous with, or separate from the forming of the word line) such that the erase gate overlaps the floating gate by a second lateral distance that is substantially greater than the first lateral distance.
- In some embodiments, the memory cell comprises a flash memory cell. For example, the memory cell may comprise any type of SuperFlash memory cell manufactured by Microchip Technology Inc., having a headquarters at 2355 W. Chandler Blvd., Chandler, Ariz. 85224, or a modified version of such memory cells.
- In some embodiments, the method includes forming a pair of floating gates of the memory cell, and forming a word line and erase gate over each floating gate, wherein for each floating gate, the respective word line overlaps the respective floating gate by a first respective lateral distance and the respective erase gate overlaps the respective floating gate by a second respective lateral distance that is substantially greater than the first respective lateral distance.
- In some embodiments, the erase gates for the pair of floating gates are provided by a shared gate (control gate). In some embodiments, the word line and the erase gate are formed in a common poly layer. For example, in one embodiment, the floating gate is formed in a Poly1 layer, and the word line and erase gate are formed in a Poly2 layer.
- In some embodiments, the erase gate-floating gate lateral overlap distance is at least 1.5 times, at least 2 times, at least 3 times, at least 4 times, at least 5 times, at least 6 times, at least 7 times, at least 8 times, at least 9 times, or at least 10 times as great as the word line-floating gate lateral overlap distance. Further, in some embodiments, for a defined voltage level, the program current for the word line is at least 2 times, at least 10 times, at least 100 times, at least 1000 times, at least 5000 times, or at least 10,000 times as large as the program current for the word line or for a conventional cell with symmetrical word line/erase gate overlap over the floating gate.
- Another embodiment provides a memory cell including a substrate; a floating gate formed over the substrate; and a word line and an erase gate formed over the floating gate; wherein the word line overlaps the floating gate by a first lateral distance, and the erase gate overlaps the floating gate by a second lateral distance that is substantially greater than the first lateral distance.
- In some embodiments, the memory cell includes a pair of floating gates, and a word line and an erase gate over each floating gate, wherein for each floating gate, the respective word line overlaps the respective floating gate by a first lateral distance and the respective erase gate overlaps the respective floating gate by a second lateral distance that is substantially greater than the first lateral distance.
- The concepts disclosed herein, e.g., the concepts of decoupling the program FG overlap from the erase FG overlap, with a substantial difference between the program (word line) overlap and erase overlap (i.e., a substantially asymmetric program/erase FG overlap) to optimize the program and erase coupling independently (e.g., to maximize or optimize the Ir1/Ir0 difference), may apply to any suitable memory cell, e.g., certain flash memory cells or other memory cells including a floating gate. For example, the concepts disclosed herein may be applied to the type of memory cell shown in
FIG. 3 , e.g., by shifting the FG-overlying portions of the word lines and erase gate laterally to provide a substantially asymmetrical program/erase FG overlap over each respective floating gate. - Example aspects of the present disclosure are described below in conjunction with the figures, in which:
-
FIG. 1 illustrates a partial cross-sectional view of an example conventional memory cell including a Poly1 floating gate and a Poly2 common program/erase gate extending partially over the floating gate. -
FIG. 2 illustrates an example mirrored memory cell (e.g., a SuperFlash cell) including two floating gates. -
FIG. 3 illustrates another example mirrored memory cell (e.g., a SuperFlash cell) including two floating gates, a word line formed over each floating gate, and a common erase gate formed over both floating gates, such that for each floating gate, the program and erase couplings to the floating gate are decoupled. -
FIG. 4 illustrates a cross-section of an example memory cell formed according to an embodiment of the present invention. -
FIG. 5 illustrates an example method of forming the example memory cell structure shown inFIG. 4 . -
FIG. 6 illustrates a cross-section of an example another example memory cell formed according to an embodiment of the present invention. -
FIG. 7 illustrates an example method of forming the example memory cell structure shown inFIG. 6 . -
FIG. 8 illustrates a more detailed example method of forming the example memory cell shown inFIG. 6 . - Embodiments of the present disclosure provide a memory cell (e.g., flash memory cell) and method for forming a memory cell having at least one floating gate, and a word line (or other program node) and erase gate (or other erase node) associated with the floating gate, wherein (a) the word line and erase gate are decoupled from each other and (b) the extent to which the word line and erase gate overlap the floating gate is asymmetrical, e.g., the erase gate overlaps the floating gate by a substantially greater extent then the word line overlaps the floating gate. This configuration allows the program and erase coupling to the floating gate to be optimized independently, e.g., to decrease or minimize the program current and/or increase or maximize the erase current for the cell.
-
FIG. 4 illustrates a cross-section of an examplememory cell structure 100 formed according to an embodiment of the present invention.Memory cell structure 100 includes afloating gate 104 formed over asubstrate 102, anoxide region 106 formed over thefloating gate 104,tunnel oxide layer 108 formed over thefloating gate 104/oxide 106 structure, aword line 110 extending over a first side of thefloating gate 104, and anerase gate 112 extending partially over a second side of thefloating gate 104. In some embodiments, thefloating gate 104 is formed from in a Poly1 layer, and theword line 110 anderase gate 112 are formed (e.g., simultaneously) from a poly2 layer, using known IC manufacturing techniques. - As shown, the
word line 110 overlaps thefloating gate 104 by a lateral distance indicated as “WL/FG overlap,” while theerase gate 112 overlaps thefloating gate 104 by a lateral distance indicated as “EG/FG overlap,” which is substantially greater than the WL/FG overlap, to thereby define a substantial asymmetry between the program FG overlap and the erase FG overlap, as discussed above. In some embodiments, the WL/FG overlap is at least 1.5 times, at least 2 times, at least 3 times, at least 4 times, at least 5 times, at least 6 times, at least 7 times, at least 8 times, at least 9 times, or at least 10 times as great as the WL/FG overlap. -
FIG. 5 illustrates anexample method 150 of forming the examplememory cell structure 100 shown inFIG. 4 . At 152, a gate oxidation is performed or occurs on a top surface ofsubstrate 102. At 154, a poly1 layer is deposited over thesubstrate 102. At 156, a nitride layer is deposited over thepoly1 layer 102. At 158, a floating gate structure is formed from the poly1 layer, e.g., by a FG lithography and nitride etch process. At 160, a FG poly oxidation is performed, which may form a football-shaped oxide over the floating gate structure and define the concave upper surface of the floating gate structure. At 162, an HDP oxide deposition may be performed over the football-shaped oxide. At 164, a CMP may be performed on the HDP oxide to define the flat-toppedoxide region 106 shown inFIG. 4 . At 166, a floating gate nitride removal process may be performed. At 168, a poly1 etch may be performed to define the shape offloating gate 104 shown inFIG. 4 , by removing the portions of poly1 on the lateral side of the illustratedfloating gate 104. - At 170, a sacrificial spacer layer may be deposited over the structure. For example, the spacer layer may comprise a nitride layer having a thickness in the range of 200 Å-600 Å, or in the range of 300 Å-500 Å, e.g., a thickness of about 400 Å. At 172, a HVII (High Voltage Ion Implant) source implant may be performed, to form a source implant region in the
substrate 102 that may be self-aligned with the external lateral edge of the spacer layer. The source implant region may diffuse to define a source region that extends laterally under the floatinggate 104. The spacer layer may then be removed at 174. Atunnel oxide 108 may then be formed, e.g., grown, over the structure at 176. At 178, a poly2 layer may be deposited over the structure. At 180, a poly2 etch may be performed to define theword line 110 and erasegate 112, as shown inFIG. 4 . -
FIG. 6 illustrates a portion of anotherexample memory cell 200 formed according to an embodiment of the present invention. In particular,FIG. 5 shows a flat-top floating gate 204, a flat-top oxide cap or “stud”region 206 formed over the flat-top floating gate 204, aword line 210 extending over a first side of the floatinggate 204, and an erasegate 212 extending partially over a second side of the floatinggate 204. The flat-top floating gate 204 and the overlying flat-top oxide cap or “stud”region 206 may be formed in any suitable manner, for example using the method shown inFIG. 7 or 8 , discussed below. -
FIG. 6 illustrates certain advantages resulting from the substantially asymmetrical program/erase FG overlap over the flat-top floating gate 204 and flat-top oxide cap 206. For example, reducing the WL/FG overlap may allow for a reduction in the floatinggate 204 height/thickness (TFG) and/or doping, which may decrease unwanted sidewall coupling between the word line (poly2) 210 and floating gate (poly1) 204. As another example, increasing the EG/FG overlap may allow a reduction of the oxide cap height/thickness (Toc), which may increase the coupling between the erase gate (poly2) 212 and floating gate (poly1) 204. Thus, the flat-top FG cell 200 may allow independent control of the poly1 thickness (TFG) and/or doping, and the oxide cap thickness Toc. -
FIG. 7 illustrates anexample method 250 of forming the examplememory cell structure 200 shown inFIG. 6 . At 252, a gate oxidation is performed or occurs on a top surface ofsubstrate 202. At 254, a poly1 layer is deposited over thesubstrate 202. At 256, a nitride layer is deposited over thepoly1 layer 202. At 258, a flat-topped floating gate structure is formed from the poly1 layer, e.g., by a FG lithography and nitride etch process. At 260, an HDP oxide deposition may be performed directly on the flat-topped floating gate structure. Thus, unlike example method 150 (FIG. 5 ) to form thecell structure 100 shown inFIG. 4 , in this embodiment the FG poly oxidation step to form a football-shaped oxide over the floating gate structure (step 160 ofmethod 150 discussed above) may be omitted. At 262, a CMP may be performed on the HDP oxide to define the flat-topped oxide region 206 shown inFIG. 4 . At 264, a floating gate nitride removal process may be performed. At 266, a poly1 etch may be performed to define the shape of floatinggate 204 shown inFIG. 4 , by removing the portions of poly1 on the lateral side of the illustrated floatinggate 204. - At 268, a sacrificial spacer layer may be deposited over the structure. Due to reduced oxide pullback, the required or optimal thickness of spacer layer may be reduced as compared with the spacer layer used in the formation of
memory cell structure 100 shown inFIG. 4 , e.g., atstep 170 ofmethod 150 shown inFIG. 5 and discussed above. For example, the spacer layer may comprise a nitride layer having a thickness in the range of 100 Å-400 Å, or in the range of 150 Å-300 Å, e.g., a thickness of about 200 Å. At 270, a HVII (High Voltage Ion Implant) source implant may be performed, to form a source implant region in thesubstrate 202 that may be self-aligned with the external lateral edge of the spacer layer. The source implant region may diffuse to define a source region that extends laterally under the floatinggate 204. The spacer layer may be removed at 272. Atunnel oxide 208 may then be formed, e.g., grown, over the structure at 274. At 276, a poly2 layer may be deposited over the structure. At 278, a poly2 etch may be performed to define theword line 210 and erasegate 212, as shown inFIG. 4 . -
FIG. 8 illustrates anotherexample method 300 of forming the examplememory cell structure 200 shown inFIG. 6 . At 302, a gate clean oxidation is performed on a top surface ofsubstrate 202. At 304, a FG poly (poly1) layer is deposited over thesubstrate 202. At 306, a FG poly implant is performed. At 308, a FG nitride clean and deposition is performed. At 310, a FG photoresist is formed. At 312, a FG nitride etch is performed. At 314, a cell Vt (voltage threshold) implant is performed. At 316, a resist strip is performed. At 318, a wet clean is performed. At 320, a FG poly oxide clean is performed. - At 322, an HDP oxide deposition is performed over the floating gate structure, with a selected oxide thickness, e.g., in the range of 1000 Å-2500 Å, or in the range of 1300 Å-2000 Å, or in the range of 1500 Å-1800 Å, e.g., a thickness of about 1650 Å. At 324, a FG oxide CMP is performed, e.g., to a depth that leaves approximately 1200 Å of the nitride layer. At 326, a FG nitride removal may be performed, e.g., a plasma etch to remove the 1200A nitride thickness. At 328, a FG top up implant may be performed. At 330, a wet clean is performed. At 332, a POP (poly oxide poly) photoresist is formed. At 334, a FG/POP etch and in-situ ash process is performed. At 336, a resist strip is performed. At 338, a sacrificial FG nitride spacer is deposited over the structure. At 340, a HVII (High Voltage Ion Implant) photoresist is formed. At 342, an HVII source implant is performed. At 344, a resist strip is performed. At 346, the FG nitride spacer is removed. At 348, a
tunnel oxide 108 may be formed, e.g., grown, over the structure. At 350, a poly2 layer is deposited over the structure. At 352, a poly2 etch may be performed to define the word line and erase gate. - The present invention has been described in terms of one or more preferred embodiments, and it should be appreciated that many equivalents, alternatives, variations, and modifications, aside from those expressly stated (e.g., methods of manufacturing, product by process, and so forth), are possible and within the scope of the invention.
Claims (28)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/922,571 US10347728B1 (en) | 2018-01-02 | 2018-03-15 | Memory cell with asymmetric word line and erase gate for decoupled program erase performance |
PCT/US2018/066360 WO2019135905A1 (en) | 2018-01-02 | 2018-12-19 | Memory cell with asymmetric word line and erase gate for decoupled program erase performance |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201862612864P | 2018-01-02 | 2018-01-02 | |
US201862613036P | 2018-01-02 | 2018-01-02 | |
US15/922,571 US10347728B1 (en) | 2018-01-02 | 2018-03-15 | Memory cell with asymmetric word line and erase gate for decoupled program erase performance |
Publications (2)
Publication Number | Publication Date |
---|---|
US20190207006A1 true US20190207006A1 (en) | 2019-07-04 |
US10347728B1 US10347728B1 (en) | 2019-07-09 |
Family
ID=67059889
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/922,571 Active US10347728B1 (en) | 2018-01-02 | 2018-03-15 | Memory cell with asymmetric word line and erase gate for decoupled program erase performance |
Country Status (2)
Country | Link |
---|---|
US (1) | US10347728B1 (en) |
WO (1) | WO2019135905A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10861550B1 (en) * | 2019-06-06 | 2020-12-08 | Microchip Technology Incorporated | Flash memory cell adapted for low voltage and/or non-volatile performance |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6101131A (en) * | 1998-04-15 | 2000-08-08 | Chang; Ming-Bing | Flash EEPROM device employing polysilicon sidewall spacer as an erase gate |
US6876031B1 (en) * | 1999-02-23 | 2005-04-05 | Winbond Electronics Corporation | Method and apparatus for split gate source side injection flash memory cell and array with dedicated erase gates |
US20050269622A1 (en) * | 2004-06-07 | 2005-12-08 | Pavel Klinger | Semiconductor memory array of floating gate memory cells with program/erase and select gates, and methods of making and operating same |
US20060076607A1 (en) * | 2004-09-30 | 2006-04-13 | Kang Sung-Taeg | Non-volatile memory and method of fabricating same |
US20080111181A1 (en) * | 2006-11-15 | 2008-05-15 | Samsung Electronics Co., Ltd. | Nonvolatile memory devices, methods of operating the same and methods of forming the same |
US20140151782A1 (en) * | 2012-11-01 | 2014-06-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and Apparatus for Non-Volatile Memory Cells with Increased Programming Efficiency |
US8809930B2 (en) * | 2012-03-28 | 2014-08-19 | Samsung Electronics Co., Ltd. | Semiconductor memory devices |
US9455037B2 (en) * | 2013-03-15 | 2016-09-27 | Microchip Technology Incorporated | EEPROM memory cell with low voltage read path and high voltage erase/write path |
US20170125432A1 (en) * | 2015-10-30 | 2017-05-04 | Globalfoundries Inc. | Semiconductor device with a memory device and a high-k metal gate transistor |
US20180069104A1 (en) * | 2016-04-20 | 2018-03-08 | Silicon Storage Technology Inc. | Method Of Forming Pairs Of Three-Gate Non-volatile Flash Memory Cells Using Two Polysilicon Deposition Steps |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001085544A (en) | 1999-09-14 | 2001-03-30 | Sanyo Electric Co Ltd | Split gate memory cell |
JP2006253685A (en) | 2005-03-07 | 2006-09-21 | Samsung Electronics Co Ltd | Split gate nonvolatile memory device and method of forming the same |
-
2018
- 2018-03-15 US US15/922,571 patent/US10347728B1/en active Active
- 2018-12-19 WO PCT/US2018/066360 patent/WO2019135905A1/en active Application Filing
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6101131A (en) * | 1998-04-15 | 2000-08-08 | Chang; Ming-Bing | Flash EEPROM device employing polysilicon sidewall spacer as an erase gate |
US6876031B1 (en) * | 1999-02-23 | 2005-04-05 | Winbond Electronics Corporation | Method and apparatus for split gate source side injection flash memory cell and array with dedicated erase gates |
US20050269622A1 (en) * | 2004-06-07 | 2005-12-08 | Pavel Klinger | Semiconductor memory array of floating gate memory cells with program/erase and select gates, and methods of making and operating same |
US20060076607A1 (en) * | 2004-09-30 | 2006-04-13 | Kang Sung-Taeg | Non-volatile memory and method of fabricating same |
US7265411B2 (en) * | 2004-09-30 | 2007-09-04 | Samsung Electronics Co., Ltd. | Non-volatile memory having multiple gate structure |
US20080111181A1 (en) * | 2006-11-15 | 2008-05-15 | Samsung Electronics Co., Ltd. | Nonvolatile memory devices, methods of operating the same and methods of forming the same |
US8809930B2 (en) * | 2012-03-28 | 2014-08-19 | Samsung Electronics Co., Ltd. | Semiconductor memory devices |
US20140151782A1 (en) * | 2012-11-01 | 2014-06-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and Apparatus for Non-Volatile Memory Cells with Increased Programming Efficiency |
US9455037B2 (en) * | 2013-03-15 | 2016-09-27 | Microchip Technology Incorporated | EEPROM memory cell with low voltage read path and high voltage erase/write path |
US20170125432A1 (en) * | 2015-10-30 | 2017-05-04 | Globalfoundries Inc. | Semiconductor device with a memory device and a high-k metal gate transistor |
US20180069104A1 (en) * | 2016-04-20 | 2018-03-08 | Silicon Storage Technology Inc. | Method Of Forming Pairs Of Three-Gate Non-volatile Flash Memory Cells Using Two Polysilicon Deposition Steps |
Also Published As
Publication number | Publication date |
---|---|
US10347728B1 (en) | 2019-07-09 |
WO2019135905A1 (en) | 2019-07-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7208376B2 (en) | Self aligned method of forming a semiconductor memory array of floating gate memory cells with buried floating gate and pointed channel region | |
JP5579808B2 (en) | Bi-directional split gate NAND flash memory structure and array, programming method, erasing method and reading method, and manufacturing method thereof | |
US7029974B2 (en) | Split gate type nonvolatile semiconductor memory device, and method of fabricating the same | |
US7723774B2 (en) | Non-diffusion junction split-gate nonvolatile memory cells and arrays, methods of programming, erasing, and reading thereof, and methods of manufacture | |
US7078295B2 (en) | Self-aligned split-gate nonvolatile memory structure and a method of making the same | |
US6917069B2 (en) | Semiconductor memory array of floating gate memory cells with buried bit-line and vertical word line transistor | |
US20050045940A1 (en) | Self-aligned method of forming a semiconductor memory array of floating gate memory cells with buried floating gate, and a memory array made thereby | |
CN107342288B (en) | Split gate type dual bit non-volatile memory cell | |
US20100127308A1 (en) | Non-volatile memory cell with self aligned floating and erase gates, and method of making same | |
TWI689082B (en) | Method of manufacturing a split-gate flash memory cell with erase gate | |
US9640403B2 (en) | Low electric field source erasable non-volatile memory and methods for producing same | |
JP2008118136A (en) | Self-aligned method of forming semiconductor memory array of floating gate memory cells with source side erase, and memory array made thereby | |
KR20170039297A (en) | Split-gate flash memory cell with improved scaling using enhanced lateral control gate to floating gate coupling | |
US20040191990A1 (en) | Self aligned method of forming a semiconductor memory array of floating gate memory cells with buried bit-line and raised source line | |
US20150214315A1 (en) | Non-Volatile Memory and Methods for Producing Same | |
JP2007005380A (en) | Semiconductor device | |
US10700077B2 (en) | Memory cell with a flat-topped floating gate structure | |
US10347728B1 (en) | Memory cell with asymmetric word line and erase gate for decoupled program erase performance | |
US20190097027A1 (en) | Memory Cell With Oxide Cap And Spacer Layer For Protecting A Floating Gate From A Source Implant | |
TWI778814B (en) | Split-gate non-volatile memory cells with erase gates disposed over word line gates, and method of making same | |
US8435856B2 (en) | Floating gate flash cell device and method for partially etching silicon gate to form the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WALLS, JAMES;HYMAS, MEL;DARYANANI, SONU;SIGNING DATES FROM 20180314 TO 20180315;REEL/FRAME:045653/0649 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, DELAWARE Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INC.;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:053311/0305 Effective date: 20200327 |
|
AS | Assignment |
Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: MICROSEMI CORPORATION, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: MICROCHIP TECHNOLOGY INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INC.;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:052856/0909 Effective date: 20200529 Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, MINNESOTA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INC.;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:053468/0705 Effective date: 20200529 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT, MINNESOTA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:055671/0612 Effective date: 20201217 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT, MINNESOTA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:057935/0474 Effective date: 20210528 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT, MINNESOTA Free format text: GRANT OF SECURITY INTEREST IN PATENT RIGHTS;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:058214/0625 Effective date: 20211117 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059263/0001 Effective date: 20220218 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059263/0001 Effective date: 20220218 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059263/0001 Effective date: 20220218 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059263/0001 Effective date: 20220218 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059263/0001 Effective date: 20220218 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0335 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0335 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0335 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0335 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0335 Effective date: 20220228 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |