US20190164948A1 - Package structure and manufacturing method thereof - Google Patents

Package structure and manufacturing method thereof Download PDF

Info

Publication number
US20190164948A1
US20190164948A1 US16/112,785 US201816112785A US2019164948A1 US 20190164948 A1 US20190164948 A1 US 20190164948A1 US 201816112785 A US201816112785 A US 201816112785A US 2019164948 A1 US2019164948 A1 US 2019164948A1
Authority
US
United States
Prior art keywords
conductive
insulating encapsulant
dies
die
package structure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US16/112,785
Inventor
Shang-Yu Chang Chien
Hung-Hsin Hsu
Nan-Chun Lin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Powertech Technology Inc
Original Assignee
Powertech Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Powertech Technology Inc filed Critical Powertech Technology Inc
Priority to US16/112,785 priority Critical patent/US20190164948A1/en
Assigned to POWERTECH TECHNOLOGY INC. reassignment POWERTECH TECHNOLOGY INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHANG CHIEN, SHANG-YU, HSU, HUNG-HSIN, LIN, NAN-CHUN
Priority to KR1020180133232A priority patent/KR102123249B1/en
Priority to JP2018214495A priority patent/JP6835798B2/en
Priority to TW107141331A priority patent/TWI691029B/en
Priority to CN201811423732.6A priority patent/CN109841606A/en
Publication of US20190164948A1 publication Critical patent/US20190164948A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4857—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486—Via connections through the substrate with or without pins
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135—Double encapsulation or coating and encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226—Via connections in a multilevel interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/562—Protection against mechanical damage
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/07—Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L24/09—Structure, shape, material or disposition of the bonding areas after the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68318—Auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68372—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to support a device or wafer when forming electrical connections thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68381—Details of chemical or physical process used for separating the auxiliary support from a device or wafer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0237—Disposition of the redistribution layers
    • H01L2224/02371—Disposition of the redistribution layers connecting the bonding area on a surface of the semiconductor or solid-state body with another surface of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0237—Disposition of the redistribution layers
    • H01L2224/02372—Disposition of the redistribution layers connecting to a via connection in the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48235—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a via metallisation of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4905—Shape
    • H01L2224/49051—Connectors having different shapes
    • H01L2224/49052—Different loop heights
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73267—Layer and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06506—Wire or wire-like electrical connections between devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/0651—Wire or wire-like electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06548—Conductive via connections through the substrate, container, or encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06558—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having passive surfaces facing each other, i.e. in a back-to-back arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06562—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • the disclosure generally relates to a package structure and a manufacturing method thereof, and in particular, to a package structure having a connecting module and a manufacturing method thereof.
  • the disclosure provides a package structure and a manufacturing method thereof, which effectively reduces the height of the package structure at a lower manufacturing cost.
  • the disclosure provides a package structure including a redistribution structure, a die, at least one connecting module, a first insulating encapsulant, a chip stack, and a second insulating encapsulant.
  • the die is disposed on and electrically connected to the redistribution structure.
  • the connecting module is disposed on the redistribution structure.
  • the connecting module includes a protection layer and a plurality of conductive bars embedded in the protection layer.
  • the first insulating encapsulant encapsulates the die and the connecting module.
  • the chip stack is disposed on the first insulating encapsulant and the die.
  • the chip stack is electrically connected to the connecting module.
  • the second insulating encapsulant encapsulates the chip stack.
  • the disclosure provides a manufacturing method of a package structure.
  • the method includes at least the following steps.
  • a carrier is provided.
  • a plurality of dies and a plurality of connecting modules are disposed on the carrier.
  • Each of the connecting modules includes a protection layer and a plurality of conductive bars embedded in the protection layer.
  • a first insulating encapsulant is formed on the carrier to encapsulate the dies and the connecting modules.
  • a redistribution structure is formed over the dies, the connecting modules, and the first insulating encapsulant.
  • the carrier is removed from the dies, the connecting modules, and the first insulating encapsulant.
  • a chip stack is disposed on the dies and the first insulating encapsulant opposite to the redistribution structure. The chip stack is electrically connected to the connecting modules.
  • the second insulating encapsulant encapsulates the chip stack.
  • the readily available prefabricated connecting module may serve as vertical connecting feature within the package structure. Due to the small thickness of the connecting module, the size of the package structure may be effectively reduced. In addition, the adaption of the connecting module may result in elimination of additional carrier or thicker copper pillars in the conventional package structure, thereby reducing the manufacturing cost.
  • FIG. 1A to FIG. 1J are schematic cross-sectional views illustrating a manufacturing method of a package structure according to some embodiments of the disclosure.
  • FIG. 1A to FIG. 1J are schematic cross-sectional views illustrating a manufacturing method of a package structure 10 according to some embodiments of the disclosure.
  • a carrier 100 having a de-bonding layer 102 formed thereon is provided.
  • the carrier 100 may be a glass substrate or a glass supporting board.
  • suitable substrate material may be adapted as long as the material is able to withstand subsequent processes while structurally supporting the package structure formed thereon.
  • the de-bonding layer 102 may include light to heat conversion (LTHC) materials, epoxy resins, inorganic materials, organic polymeric materials, or other suitable adhesive materials.
  • LTHC light to heat conversion
  • the disclosure is not limited thereto, and other suitable de-bonding layers may be used in some alternative embodiments.
  • a plurality of dies 200 and a plurality of connecting modules 300 are disposed on the de-bonding layer 102 and the carrier 100 .
  • the dies 200 may include digital dies, analog dies, or mixed signal dies.
  • the dies 200 may be application-specific integrated circuit (ASIC) dies, logic dies, or other suitable dies.
  • ASIC application-specific integrated circuit
  • Each die 200 includes a semiconductor substrate 202 , a plurality of conductive pads 204 , a passivation layer 206 , and a plurality of conductive connectors 208 .
  • the semiconductor substrate 202 may be a silicon substrate including active components (e.g., transistors or the like) and optionally passive components (e.g., resistors, capacitors, inductors, or the like) formed therein.
  • the conductive pads 204 are distributed over the semiconductor substrate 202 .
  • the conductive pads 204 may include aluminum pads, copper pads, or other suitable metal pads.
  • the passivation layer 206 is formed over the semiconductor substrate 202 to partially cover each connection pad 204 . In other words, the passivation layer 206 has a plurality of contact openings revealing at least a portion of each connection pad 204 .
  • the passivation layer 206 may be a silicon oxide layer, a silicon nitride layer, a silicon oxy-nitride layer, or a dielectric layer formed of polymeric materials or other suitable dielectric materials.
  • the conductive connectors 208 are disposed on the conductive pads 204 .
  • the conductive connectors 208 may extend into the contact openings of the passivation layer 206 to render electrical connection with the conductive pads 204 .
  • the conductive connectors 208 may be plated on the conductive pads 204 .
  • the plating process is, for example, electro-plating, electroless-plating, immersion plating, or the like.
  • the conductive connectors 208 may take the form of conductive posts, conductive pillars, or conductive bumps.
  • a material of the conductive connectors 208 includes copper, aluminum, tin, gold, silver, alloys thereof, or other suitable conductive materials.
  • each die 200 has an active surface 200 a and a rear surface 200 b opposite to the active surface 200 a .
  • the dies 200 are disposed in a face up manner.
  • the active surfaces 200 a of the dies 200 face away from the carrier 100 while the rear surfaces 200 b of the dies 200 face toward the carrier 100 .
  • the dies 200 may be attached to the carrier 100 through an adhesive layer 400 .
  • the adhesive layer 400 may be disposed on the rear surfaces 200 b of the dies 200 such that the adhesive layer 400 is sandwiched between the semiconductor substrates 202 of the dies 200 and the de-bonding layer 102 .
  • the adhesive layer 400 may temporarily enhance the adhesion between the dies 200 and the de-bonding layer 102 to prevent die shift.
  • the adhesive layer 400 may be a dry film and may be adhered to the de-bonding layer 102 through a lamination process.
  • a solution of the adhesive layer 400 (liquid type) may be coated onto the de-bonding layer 102 through a coating process. Subsequently, the solution is dried or cured to form a solid layer of the adhesive layer 400 .
  • the adhesive layer 400 may be made of B-stage materials.
  • the adhesive layer 400 may include resins constituting a die attach films (DAF).
  • DAF die attach films
  • the adhesive layer 400 is optional. When the adhesive layer 400 is not being utilized, the dies 200 may be directly attached onto the de-bonding layer 102 .
  • the connecting modules 300 are disposed along the periphery of at least one die 200 .
  • Each of the connecting modules 300 includes a plurality of conductive bars 302 , a plurality of barrier layers 304 , a plurality of conductive caps 306 , and a protection layer 308 .
  • the conductive bars 302 may be shaped as cylindrical columns. However, the disclosure is not limited thereto. In some alternative embodiments, the conductive bars 302 may take the form of polygonal columns or other suitable shapes.
  • a material of the conductive bars 302 includes copper, aluminum, nickel, tin, gold, silver, alloys thereof, or the like.
  • the conductive caps 306 are correspondingly disposed on the conductive bars 302 .
  • the conductive caps 306 are disposed on the conductive bars 302 to further enhance the electrical connection and the wire bondability of the connecting modules 300 with other subsequently formed elements.
  • a material of the conductive caps 306 is different from the material of the conductive bars 302 .
  • the conductive caps 306 may include gold or other metallic material with excellent electrical conductivity and good wire bondability.
  • the barrier layer 304 may include nickel, solder, silver, or other suitable conductive materials. Each barrier layer 304 is sandwiched between a conductive cap 306 and a conductive bar 302 to prevent diffusion of atoms between the conductive cap 306 and the conductive bar 302 .
  • the barrier layer 304 formed of nickel may prevent the copper atoms of the conductive bar 302 from diffusing into the conductive cap 306 .
  • the contamination of the conductive cap 306 with copper would cause the conductive cap 306 to oxidize easily, thereby resulting in poor wire bondability.
  • the conductive caps 306 and the barrier layers 304 may be omitted if the conductive bars 302 already have sufficient wire bondability with the subsequently formed elements.
  • the conductive bars 302 , the barrier layers 304 , and the conductive caps 306 are embedded in the protection layer 308 .
  • the protection layer 308 exposes at least a portion of each of the conductive bars 302 and at least a portion of each of the conductive caps 306 .
  • the protection layer 308 may laterally encapsulates the conductive bars 302 , the barrier layers 304 , and the conductive caps 306 .
  • surfaces 302 a of the conductive bars 302 may be exposed by the protection layer 308 .
  • the surfaces 302 a of the conductive bars 302 are substantially coplanar to a first surface 308 a of the protection layer 308 .
  • surfaces 306 b of the conductive caps 306 may also be exposed by the protection layer 308 . That is, the surfaces 306 b of the conductive caps 306 are substantially coplanar to a second surface 308 b (the surface of the protection layer 308 opposite to the first surface 308 a ) of the protection layer 308 . It should be noted that the configuration shown in FIG. 1B merely serves as an exemplary illustration, and the disclosure is not limited thereto. In some alternative embodiments, the protection layer 308 may cover surfaces 302 a of the conductive bars 302 such that the conductive bars 302 are not revealed.
  • the first surface 308 a of the protection layer 308 may be located at a level height higher than the height of the top surfaces 302 a of the conductive bars 302 .
  • a material of the protection layer 308 includes polymers, epoxies, molding compounds, or other suitable dielectric materials.
  • the connecting modules 300 are pre-fabricated before being placed on the carrier 100 .
  • the connecting modules 300 may be placed on the carrier 100 through a picked-and-placed process.
  • the connecting modules 300 are picked-and-placed onto the carrier 100 and the de-bonding layer 102 by a die bonder, a chip sorter, or a SMT (Surface Mount Technology) machine.
  • the connecting modules 300 are placed such that the conductive caps 306 face the carrier 100 . That is, the connecting modules 300 is placed to render the conductive caps 306 closer to the carrier 100 than the conductive bars 302 .
  • a number of the conductive bars 302 within each connecting module 300 may vary depending on design requirements.
  • the conductive bars 302 are distributed within the protection layer 308 such that a distance between conductive bars 302 is minimized while maintaining effective electrical isolation between the conductive bars.
  • the connecting modules 300 may exhibit a square shape, rectangular shape, a ring shape, or other geometries from the top view.
  • an insulating material 512 is formed on the carrier 100 and the de-bonding layer 102 to cover the dies 200 and the connecting modules 300 .
  • the insulating material 512 encapsulates the dies 200 and the connecting modules 300 .
  • a material of the insulating material 512 may be different from the material of the protection layer 308 of the connecting modules 300 .
  • the insulating material 512 may include a molding compound formed by a molding process or an insulating material such as epoxy, silicone, or other suitable resins.
  • the insulating material 512 is formed by an over-molding process such that the dies 200 and the connecting modules 300 are not revealed. For example, as illustrated in FIG.
  • a top surface 512 a of the insulating material 512 is located at a level height higher than the height of the first surface 308 a of the protection layer 308 , the surfaces 302 a of the conductive bars 302 , and top surfaces 208 a of the conductive connectors 208 .
  • a thickness of the insulating material 512 is reduced to form a first insulating encapsulant 510 .
  • a portion of the insulating material 512 is removed until the conductive connectors 208 of the dies 200 and the conductive bars 302 of the connecting modules 300 are both exposed.
  • the insulating material 512 may be removed through a planarization process.
  • the planarization process includes, for example, Chemical Mechanical Polishing (CMP), mechanical grinding, etching, or other suitable process.
  • CMP Chemical Mechanical Polishing
  • the planarization process may further grind the connecting modules 300 , the insulating material 512 , and the dies 200 to reduce the overall thickness of the subsequently formed package structure 10 .
  • the first insulating encapsulant 510 is formed on the carrier 100 and the de-bonding layer 102 to laterally encapsulate the dies 200 and the connecting modules 300 .
  • the first surface 308 a of the protection layer 308 , a first surface 510 a of the first insulating encapsulant 510 , the surfaces 302 a of the conductive bars 302 , and the top surfaces 208 a of the conductive connectors 208 are substantially coplanar to each other.
  • the first insulating encapsulant 510 and the protection layer 308 of the connecting modules 300 are made of different materials, the first insulating encapsulant 510 and the protection layer 308 are considered as two distinct layers. In other words, a clear interface may be seen between the first insulating encapsulant 510 and the protection layer 308 .
  • a redistribution structure 600 is formed on the dies 200 , the connecting modules 300 , and the first insulating encapsulant 510 .
  • the redistribution structure 600 may include at least one dielectric layer 602 , a plurality of conductive patterns 604 , and a plurality of conductive vias 606 .
  • the dielectric layers 602 may be formed by suitable fabrication techniques such as spin-on coating, chemical vapor deposition (CVD), plasma-enhanced chemical vapor deposition (PECVD), or the like.
  • the dielectric layers 602 may be made of non-organic or organic dielectric materials such as silicon oxide, silicon nitride, silicon carbide, silicon oxynitride, polyimide, benzocyclobutene (BCB), or the like.
  • the conductive patterns 604 and the conductive vias 606 may be formed by sputtering, evaporation, electro-less plating, or electroplating.
  • the conductive patterns 604 and the conductive vias 606 are embedded in the dielectric layers 602 .
  • the dielectric layers 602 and the conductive patterns 604 may be stacked alternately.
  • the conductive vias 606 penetrate through the dielectric layers 602 to electrically connect the conductive patterns 604 to each other.
  • the conductive patterns 604 and the conductive vias 606 may be made of copper, aluminum, nickel, gold, silver, tin, a combination thereof, a composite structure of copper/nickel/gold, or other suitable conductive materials.
  • the redistribution structure 600 includes four dielectric layers 602 .
  • the bottom dielectric layer 602 may have a plurality of contact openings 602 a partially exposing the conductive bars 302 of the connecting modules 300 and the conductive connectors 208 of the dies 200 .
  • the conductive vias 606 disposed in the contact openings 602 a may be directly in contact with the conductive bars 302 of the connecting modules 300 and the conductive connectors 208 of the dies 200 .
  • the conductive connectors 208 of the dies 200 are directly in contact with the redistribution structure 600 to render the electrical connection between the dies 200 and the redistribution structure 600 .
  • the conductive bars 302 of the connecting modules 300 are also directly in contact with the redistribution structure 600 to render the electrical connection between the connecting modules 300 and the redistribution structure 600 .
  • the middle dielectric layers 602 expose part of the bottom conductive patterns 604 such that the bottom conductive patterns 604 may be electrically connected to other conductive patterns 604 (for example, the middle conductive patterns 604 ) through the conductive vias 606 .
  • the top dielectric layer 602 has a plurality of contact openings 602 b exposing a portion of the middle conductive patterns 604 .
  • the top conductive vias 606 may extend into the contact openings 602 b to electrically connect the top conductive patterns 604 and the middle conductive patterns 604 .
  • the top conductive patterns 604 are disposed on the top dielectric layer 602 for electrical connection in the subsequent processes.
  • the top conductive patterns 604 may be referred to as under-bump metallization (UBM) patterns.
  • the redistribution structure 600 may be used to reroute electrical signals to/from the die 200 and may expand in a wider area than the die 200 . Therefore, in some embodiments, the redistribution structure 600 may be referred to as a “fan-out redistribution structure.”
  • the de-bonding layer 102 and the carrier 100 are removed from the dies 200 , the connecting modules 300 , the adhesive layer 400 , and the first insulating encapsulant 510 .
  • the de-bonding layer 102 may be an LTHC layer.
  • the de-bonding layer 102 and the carrier 100 may be peeled off and separated from the conductive caps 306 and the protection layer 308 of the connecting modules 300 , the adhesive layer 400 , and the first insulating encapsulant 510 .
  • the second surface 308 b of the protection layer 308 Upon removal of the carrier 100 and the de-bonding layer 102 , the second surface 308 b of the protection layer 308 , the surfaces 306 b of the conductive caps 306 , and a second surface 510 b (the surface of the first insulating encapsulant 510 opposite to the first surface 510 a ) of the first insulating encapsulant 510 are exposed.
  • the surfaces 306 b of the conductive caps 306 , the second surface 308 b of the protection layer 308 , and the second surface 510 b of the first insulating encapsulant 510 are substantially coplanar to each other.
  • FIG. 1G the structure illustrated in FIG. 1F is flipped upside down such that the dies 200 , the connecting modules 300 , and the first insulating encapsulant 510 are shown to be disposed on/above the redistribution structure 600 .
  • a chip stack 710 is disposed on the dies 200 and the first insulating encapsulant 510 opposite to the redistribution structure 600 .
  • the chip stack 710 may be placed on the adhesive layer 400 and the second surface 510 b of the first insulating encapsulant 510 . That is, the adhesive layer 400 is sandwiched between the chip stack 710 and the rear surface 200 b of the die 200 .
  • the chip stack 710 may be constituted by a plurality of chips stacked on each other.
  • the chips may include memory chips having non-volatile memory, such as NAND flash.
  • the disclosure is not limited thereto.
  • the chips of the chip stack 710 may be chips capable of performing other functions, such as logic function, computing function, or the like.
  • a chip attachment layer may be seen between two adjacent chips in the chip stack 710 to enhance the adhesion between these two chips.
  • the chip stack 700 may be electrically connected to the conductive caps 306 of the connecting modules 300 through a plurality of conductive wires 720 .
  • a plurality of conductive wires 720 may be formed through a wire-bonding process.
  • One end of the conductive wire 720 is connected to at least one chip of the chip stack 710 .
  • another end of the conductive wire 720 is connected to the surface 306 b of the conductive cap 306 .
  • a material of the conductive wires 720 may include gold, aluminum, or other suitable conductive materials. In some embodiments, the material of the conductive wires 720 is identical to the material of the conductive caps 306 .
  • a second insulating encapsulant 520 is formed on the first insulating encapsulant 510 and the connecting modules 300 to encapsulate the chip stack 710 and the conductive wires 720 .
  • a material of the second insulating encapsulant 520 may be the same or different from that of the first insulating encapsulant 510 .
  • the material of the second insulating encapsulant 520 may include epoxy, molding compound, or other suitable insulating materials.
  • the material of the second insulating encapsulant 520 may have a low moisture absorption rate.
  • the second insulating encapsulant 520 may be formed through compression molding, transfer molding, or other encapsulation processes.
  • the second insulating encapsulant 520 provides physical support, mechanical protection, and electrical and environmental isolation for the chip stack 710 and the conductive wires 720 .
  • the chip stack 710 and the conductive wires 720 are embedded in the second insulating encapsulant 520 .
  • a plurality of conductive terminals 800 is formed on the redistribution structure 600 opposite to the dies 200 and the connecting modules 300 .
  • the conductive terminals 800 are disposed on the UBM patterns (the bottom conductive patterns 604 shown in FIG. 1I ) of the redistribution structure 600 .
  • the conductive terminals 800 may be formed by a ball placement process and/or a reflow process.
  • the conductive terminals 800 may be conductive bumps, such as solder balls.
  • the disclosure is not limited thereto.
  • the conductive terminals 800 may take other possible forms and shapes based on design requirements.
  • the conductive terminals 800 may take the form of conductive pillars or conductive posts.
  • a singulation process is performed to obtain a plurality of package structures 10 .
  • the singulation process includes, for example, cutting with a rotating blade or a laser beam.
  • the readily available prefabricated connecting module may serve as vertical connecting feature within the package structure. Due to the small thickness of the connecting module, the size of the package structure may be effectively reduced. In addition, the adaption of the connecting module may result in elimination of additional carrier or thicker copper pillars in the conventional package structure, thereby reducing the manufacturing cost.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Geometry (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Optics & Photonics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Wire Bonding (AREA)

Abstract

A package structure including a redistribution structure, a die, at least one connecting module, a first insulating encapsulant, a chip stack, and a second insulating encapsulant. The die is disposed on and electrically connected to the redistribution structure. The connecting module is disposed on the redistribution structure. The connecting module includes a protection layer and a plurality of conductive bars embedded in the protection layer. The first insulating encapsulant encapsulates the die and the connecting module. The chip stack is disposed on the first insulating encapsulant and the die. The chip stack is electrically connected to the connecting module. The second insulating encapsulant encapsulates the chip stack.

Description

    CROSS REFERENCE TO RELATED APPLICATION
  • This application claims the priority benefit of U.S. provisional application Ser. No. 62/591,166, filed on Nov. 27, 2017. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of specification.
    • BACKGROUND OF THE INVENTION Field of the Invention
  • The disclosure generally relates to a package structure and a manufacturing method thereof, and in particular, to a package structure having a connecting module and a manufacturing method thereof.
    • Description of Related Art
  • Development of semiconductor package technology in recent years has focused on delivering products with smaller volume, lighter weight, higher integration level, and lower manufacturing cost. For multi-functional semiconductor packages, a technique for stacking chips has been used to provide the packages with a larger capacity to store or process data. The rapid increase in demand for multi-functional electronic components with the improved desired features has become a challenge to researchers in the field.
    • SUMMARY OF THE INVENTION
  • The disclosure provides a package structure and a manufacturing method thereof, which effectively reduces the height of the package structure at a lower manufacturing cost.
  • The disclosure provides a package structure including a redistribution structure, a die, at least one connecting module, a first insulating encapsulant, a chip stack, and a second insulating encapsulant. The die is disposed on and electrically connected to the redistribution structure. The connecting module is disposed on the redistribution structure. The connecting module includes a protection layer and a plurality of conductive bars embedded in the protection layer. The first insulating encapsulant encapsulates the die and the connecting module. The chip stack is disposed on the first insulating encapsulant and the die. The chip stack is electrically connected to the connecting module. The second insulating encapsulant encapsulates the chip stack.
  • The disclosure provides a manufacturing method of a package structure. The method includes at least the following steps. A carrier is provided. A plurality of dies and a plurality of connecting modules are disposed on the carrier. Each of the connecting modules includes a protection layer and a plurality of conductive bars embedded in the protection layer. A first insulating encapsulant is formed on the carrier to encapsulate the dies and the connecting modules. A redistribution structure is formed over the dies, the connecting modules, and the first insulating encapsulant. The carrier is removed from the dies, the connecting modules, and the first insulating encapsulant. A chip stack is disposed on the dies and the first insulating encapsulant opposite to the redistribution structure. The chip stack is electrically connected to the connecting modules. The second insulating encapsulant encapsulates the chip stack.
  • Based on the above, the readily available prefabricated connecting module may serve as vertical connecting feature within the package structure. Due to the small thickness of the connecting module, the size of the package structure may be effectively reduced. In addition, the adaption of the connecting module may result in elimination of additional carrier or thicker copper pillars in the conventional package structure, thereby reducing the manufacturing cost.
  • To make the aforementioned more comprehensible, several embodiments accompanied with drawings are described in detail as follows.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles presented in the disclosure. Identical or similar numbers refer to identical or similar elements throughout the drawings.
  • FIG. 1A to FIG. 1J are schematic cross-sectional views illustrating a manufacturing method of a package structure according to some embodiments of the disclosure.
    •  DESCRIPTION OF THE EMBODIMENTS
  • Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
  • FIG. 1A to FIG. 1J are schematic cross-sectional views illustrating a manufacturing method of a package structure 10 according to some embodiments of the disclosure. Referring to FIG. 1A, a carrier 100 having a de-bonding layer 102 formed thereon is provided. The carrier 100 may be a glass substrate or a glass supporting board. However, they construe no limitation in the disclosure. Other suitable substrate material may be adapted as long as the material is able to withstand subsequent processes while structurally supporting the package structure formed thereon. The de-bonding layer 102 may include light to heat conversion (LTHC) materials, epoxy resins, inorganic materials, organic polymeric materials, or other suitable adhesive materials. However, the disclosure is not limited thereto, and other suitable de-bonding layers may be used in some alternative embodiments.
  • Referring to FIG. 1B, a plurality of dies 200 and a plurality of connecting modules 300 are disposed on the de-bonding layer 102 and the carrier 100. The dies 200 may include digital dies, analog dies, or mixed signal dies. For example, the dies 200 may be application-specific integrated circuit (ASIC) dies, logic dies, or other suitable dies. Each die 200 includes a semiconductor substrate 202, a plurality of conductive pads 204, a passivation layer 206, and a plurality of conductive connectors 208. In some embodiments, the semiconductor substrate 202 may be a silicon substrate including active components (e.g., transistors or the like) and optionally passive components (e.g., resistors, capacitors, inductors, or the like) formed therein. The conductive pads 204 are distributed over the semiconductor substrate 202. The conductive pads 204 may include aluminum pads, copper pads, or other suitable metal pads. The passivation layer 206 is formed over the semiconductor substrate 202 to partially cover each connection pad 204. In other words, the passivation layer 206 has a plurality of contact openings revealing at least a portion of each connection pad 204. The passivation layer 206 may be a silicon oxide layer, a silicon nitride layer, a silicon oxy-nitride layer, or a dielectric layer formed of polymeric materials or other suitable dielectric materials. The conductive connectors 208 are disposed on the conductive pads 204. For example, the conductive connectors 208 may extend into the contact openings of the passivation layer 206 to render electrical connection with the conductive pads 204. In some embodiments, the conductive connectors 208 may be plated on the conductive pads 204. The plating process is, for example, electro-plating, electroless-plating, immersion plating, or the like. The conductive connectors 208 may take the form of conductive posts, conductive pillars, or conductive bumps. A material of the conductive connectors 208 includes copper, aluminum, tin, gold, silver, alloys thereof, or other suitable conductive materials.
  • In some embodiments, each die 200 has an active surface 200 a and a rear surface 200 b opposite to the active surface 200 a. As illustrated in FIG. 1B, the dies 200 are disposed in a face up manner. In other words, the active surfaces 200 a of the dies 200 face away from the carrier 100 while the rear surfaces 200 b of the dies 200 face toward the carrier 100. In some embodiments, the dies 200 may be attached to the carrier 100 through an adhesive layer 400. For example, the adhesive layer 400 may be disposed on the rear surfaces 200 b of the dies 200 such that the adhesive layer 400 is sandwiched between the semiconductor substrates 202 of the dies 200 and the de-bonding layer 102. The adhesive layer 400 may temporarily enhance the adhesion between the dies 200 and the de-bonding layer 102 to prevent die shift. In some embodiments, the adhesive layer 400 may be a dry film and may be adhered to the de-bonding layer 102 through a lamination process. Alternatively, a solution of the adhesive layer 400 (liquid type) may be coated onto the de-bonding layer 102 through a coating process. Subsequently, the solution is dried or cured to form a solid layer of the adhesive layer 400. The adhesive layer 400 may be made of B-stage materials. For example, the adhesive layer 400 may include resins constituting a die attach films (DAF). However, the disclosure is not limited thereto. In some alternative embodiments, other materials having adhesion properties may be adapted as the material for the adhesive layer 400. In some embodiments, the adhesive layer 400 is optional. When the adhesive layer 400 is not being utilized, the dies 200 may be directly attached onto the de-bonding layer 102.
  • As illustrated in FIG. 1B, the connecting modules 300 are disposed along the periphery of at least one die 200. Each of the connecting modules 300 includes a plurality of conductive bars 302, a plurality of barrier layers 304, a plurality of conductive caps 306, and a protection layer 308. The conductive bars 302 may be shaped as cylindrical columns. However, the disclosure is not limited thereto. In some alternative embodiments, the conductive bars 302 may take the form of polygonal columns or other suitable shapes. A material of the conductive bars 302 includes copper, aluminum, nickel, tin, gold, silver, alloys thereof, or the like. The conductive caps 306 are correspondingly disposed on the conductive bars 302. The conductive caps 306 are disposed on the conductive bars 302 to further enhance the electrical connection and the wire bondability of the connecting modules 300 with other subsequently formed elements. In some embodiments, a material of the conductive caps 306 is different from the material of the conductive bars 302. For example, the conductive caps 306 may include gold or other metallic material with excellent electrical conductivity and good wire bondability. In some embodiments, the barrier layer 304 may include nickel, solder, silver, or other suitable conductive materials. Each barrier layer 304 is sandwiched between a conductive cap 306 and a conductive bar 302 to prevent diffusion of atoms between the conductive cap 306 and the conductive bar 302. For example, when the conductive bar 302, the barrier layer 304, and the conductive cap 306 are respectively made of copper, nickel, and gold, the barrier layer 304 formed of nickel may prevent the copper atoms of the conductive bar 302 from diffusing into the conductive cap 306. The contamination of the conductive cap 306 with copper would cause the conductive cap 306 to oxidize easily, thereby resulting in poor wire bondability. However, with the aid of the barrier layer 304, the foregoing adverse effect may be sufficiently prevented. In some embodiments, the conductive caps 306 and the barrier layers 304 may be omitted if the conductive bars 302 already have sufficient wire bondability with the subsequently formed elements.
  • As illustrated in FIG. 1B, the conductive bars 302, the barrier layers 304, and the conductive caps 306 are embedded in the protection layer 308. However, the protection layer 308 exposes at least a portion of each of the conductive bars 302 and at least a portion of each of the conductive caps 306. For example, the protection layer 308 may laterally encapsulates the conductive bars 302, the barrier layers 304, and the conductive caps 306. Meanwhile, surfaces 302 a of the conductive bars 302 may be exposed by the protection layer 308. In some embodiments, the surfaces 302 a of the conductive bars 302 are substantially coplanar to a first surface 308 a of the protection layer 308. Similarly, surfaces 306 b of the conductive caps 306 may also be exposed by the protection layer 308. That is, the surfaces 306 b of the conductive caps 306 are substantially coplanar to a second surface 308 b (the surface of the protection layer 308 opposite to the first surface 308 a) of the protection layer 308. It should be noted that the configuration shown in FIG. 1B merely serves as an exemplary illustration, and the disclosure is not limited thereto. In some alternative embodiments, the protection layer 308 may cover surfaces 302 a of the conductive bars 302 such that the conductive bars 302 are not revealed. In other words, the first surface 308 a of the protection layer 308 may be located at a level height higher than the height of the top surfaces 302 a of the conductive bars 302. In some embodiments, a material of the protection layer 308 includes polymers, epoxies, molding compounds, or other suitable dielectric materials.
  • In some embodiments, the connecting modules 300 are pre-fabricated before being placed on the carrier 100. In some embodiments, the connecting modules 300 may be placed on the carrier 100 through a picked-and-placed process. For example, the connecting modules 300 are picked-and-placed onto the carrier 100 and the de-bonding layer 102 by a die bonder, a chip sorter, or a SMT (Surface Mount Technology) machine. As illustrated in FIG. 1B, the connecting modules 300 are placed such that the conductive caps 306 face the carrier 100. That is, the connecting modules 300 is placed to render the conductive caps 306 closer to the carrier 100 than the conductive bars 302. A number of the conductive bars 302 within each connecting module 300 may vary depending on design requirements. From a top view (not illustrated), the conductive bars 302 are distributed within the protection layer 308 such that a distance between conductive bars 302 is minimized while maintaining effective electrical isolation between the conductive bars. In some embodiments, the connecting modules 300 may exhibit a square shape, rectangular shape, a ring shape, or other geometries from the top view.
  • Referring to FIG. 1C, an insulating material 512 is formed on the carrier 100 and the de-bonding layer 102 to cover the dies 200 and the connecting modules 300. In other words, the insulating material 512 encapsulates the dies 200 and the connecting modules 300. In some embodiments, a material of the insulating material 512 may be different from the material of the protection layer 308 of the connecting modules 300. For example, the insulating material 512 may include a molding compound formed by a molding process or an insulating material such as epoxy, silicone, or other suitable resins. In some embodiments, the insulating material 512 is formed by an over-molding process such that the dies 200 and the connecting modules 300 are not revealed. For example, as illustrated in FIG. 1C, a top surface 512 a of the insulating material 512 is located at a level height higher than the height of the first surface 308 a of the protection layer 308, the surfaces 302 a of the conductive bars 302, and top surfaces 208 a of the conductive connectors 208.
  • Referring to FIG. 1D, a thickness of the insulating material 512 is reduced to form a first insulating encapsulant 510. For example, a portion of the insulating material 512 is removed until the conductive connectors 208 of the dies 200 and the conductive bars 302 of the connecting modules 300 are both exposed. In some embodiments, the insulating material 512 may be removed through a planarization process. The planarization process includes, for example, Chemical Mechanical Polishing (CMP), mechanical grinding, etching, or other suitable process. In some embodiments, the planarization process may further grind the connecting modules 300, the insulating material 512, and the dies 200 to reduce the overall thickness of the subsequently formed package structure 10. After the planarization process, the first insulating encapsulant 510 is formed on the carrier 100 and the de-bonding layer 102 to laterally encapsulate the dies 200 and the connecting modules 300. In some embodiments, the first surface 308 a of the protection layer 308, a first surface 510 a of the first insulating encapsulant 510, the surfaces 302 a of the conductive bars 302, and the top surfaces 208 a of the conductive connectors 208 are substantially coplanar to each other. As mentioned above, since the first insulating encapsulant 510 and the protection layer 308 of the connecting modules 300 are made of different materials, the first insulating encapsulant 510 and the protection layer 308 are considered as two distinct layers. In other words, a clear interface may be seen between the first insulating encapsulant 510 and the protection layer 308.
  • Referring to FIG. 1E, a redistribution structure 600 is formed on the dies 200, the connecting modules 300, and the first insulating encapsulant 510. The redistribution structure 600 may include at least one dielectric layer 602, a plurality of conductive patterns 604, and a plurality of conductive vias 606. The dielectric layers 602 may be formed by suitable fabrication techniques such as spin-on coating, chemical vapor deposition (CVD), plasma-enhanced chemical vapor deposition (PECVD), or the like. The dielectric layers 602 may be made of non-organic or organic dielectric materials such as silicon oxide, silicon nitride, silicon carbide, silicon oxynitride, polyimide, benzocyclobutene (BCB), or the like. On the other hand, the conductive patterns 604 and the conductive vias 606 may be formed by sputtering, evaporation, electro-less plating, or electroplating. The conductive patterns 604 and the conductive vias 606 are embedded in the dielectric layers 602. The dielectric layers 602 and the conductive patterns 604 may be stacked alternately. The conductive vias 606 penetrate through the dielectric layers 602 to electrically connect the conductive patterns 604 to each other. The conductive patterns 604 and the conductive vias 606 may be made of copper, aluminum, nickel, gold, silver, tin, a combination thereof, a composite structure of copper/nickel/gold, or other suitable conductive materials.
  • As illustrated in FIG. 1E, the redistribution structure 600 includes four dielectric layers 602. However, the number of the dielectric layers 602 is not limited and may be adjusted based on circuit design. The bottom dielectric layer 602 may have a plurality of contact openings 602 a partially exposing the conductive bars 302 of the connecting modules 300 and the conductive connectors 208 of the dies 200. The conductive vias 606 disposed in the contact openings 602 a may be directly in contact with the conductive bars 302 of the connecting modules 300 and the conductive connectors 208 of the dies 200. In other words, the conductive connectors 208 of the dies 200 are directly in contact with the redistribution structure 600 to render the electrical connection between the dies 200 and the redistribution structure 600. Similarly, the conductive bars 302 of the connecting modules 300 are also directly in contact with the redistribution structure 600 to render the electrical connection between the connecting modules 300 and the redistribution structure 600. The middle dielectric layers 602 expose part of the bottom conductive patterns 604 such that the bottom conductive patterns 604 may be electrically connected to other conductive patterns 604 (for example, the middle conductive patterns 604) through the conductive vias 606. The top dielectric layer 602 has a plurality of contact openings 602 b exposing a portion of the middle conductive patterns 604. The top conductive vias 606 may extend into the contact openings 602 b to electrically connect the top conductive patterns 604 and the middle conductive patterns 604. On the other hand, the top conductive patterns 604 are disposed on the top dielectric layer 602 for electrical connection in the subsequent processes. In some embodiments, the top conductive patterns 604 may be referred to as under-bump metallization (UBM) patterns.
  • In some embodiments, the redistribution structure 600 may be used to reroute electrical signals to/from the die 200 and may expand in a wider area than the die 200. Therefore, in some embodiments, the redistribution structure 600 may be referred to as a “fan-out redistribution structure.”
  • Referring to FIG. 1F, the de-bonding layer 102 and the carrier 100 are removed from the dies 200, the connecting modules 300, the adhesive layer 400, and the first insulating encapsulant 510. As mentioned above, the de-bonding layer 102 may be an LTHC layer. Upon exposure to a UV laser light, the de-bonding layer 102 and the carrier 100 may be peeled off and separated from the conductive caps 306 and the protection layer 308 of the connecting modules 300, the adhesive layer 400, and the first insulating encapsulant 510. Upon removal of the carrier 100 and the de-bonding layer 102, the second surface 308 b of the protection layer 308, the surfaces 306 b of the conductive caps 306, and a second surface 510 b (the surface of the first insulating encapsulant 510 opposite to the first surface 510 a) of the first insulating encapsulant 510 are exposed. As illustrated in FIG. 1F, the surfaces 306 b of the conductive caps 306, the second surface 308 b of the protection layer 308, and the second surface 510 b of the first insulating encapsulant 510 are substantially coplanar to each other.
  • Referring to FIG. 1G, the structure illustrated in FIG. 1F is flipped upside down such that the dies 200, the connecting modules 300, and the first insulating encapsulant 510 are shown to be disposed on/above the redistribution structure 600. Thereafter, a chip stack 710 is disposed on the dies 200 and the first insulating encapsulant 510 opposite to the redistribution structure 600. For example, the chip stack 710 may be placed on the adhesive layer 400 and the second surface 510 b of the first insulating encapsulant 510. That is, the adhesive layer 400 is sandwiched between the chip stack 710 and the rear surface 200 b of the die 200. In some embodiments, the chip stack 710 may be constituted by a plurality of chips stacked on each other. The chips may include memory chips having non-volatile memory, such as NAND flash. However, the disclosure is not limited thereto. In some alternative embodiments, the chips of the chip stack 710 may be chips capable of performing other functions, such as logic function, computing function, or the like. A chip attachment layer may be seen between two adjacent chips in the chip stack 710 to enhance the adhesion between these two chips.
  • The chip stack 700 may be electrically connected to the conductive caps 306 of the connecting modules 300 through a plurality of conductive wires 720. For example, after the chip stack 710 is disposed on the adhesive layer 400 and the first insulating encapsulant 510, a plurality of conductive wires 720 may be formed through a wire-bonding process. One end of the conductive wire 720 is connected to at least one chip of the chip stack 710. On the other hand, another end of the conductive wire 720 is connected to the surface 306 b of the conductive cap 306. A material of the conductive wires 720 may include gold, aluminum, or other suitable conductive materials. In some embodiments, the material of the conductive wires 720 is identical to the material of the conductive caps 306.
  • Referring to FIG. 1H, a second insulating encapsulant 520 is formed on the first insulating encapsulant 510 and the connecting modules 300 to encapsulate the chip stack 710 and the conductive wires 720. A material of the second insulating encapsulant 520 may be the same or different from that of the first insulating encapsulant 510. For example, the material of the second insulating encapsulant 520 may include epoxy, molding compound, or other suitable insulating materials. In some embodiments, the material of the second insulating encapsulant 520 may have a low moisture absorption rate. The second insulating encapsulant 520 may be formed through compression molding, transfer molding, or other encapsulation processes. The second insulating encapsulant 520 provides physical support, mechanical protection, and electrical and environmental isolation for the chip stack 710 and the conductive wires 720. In other words, the chip stack 710 and the conductive wires 720 are embedded in the second insulating encapsulant 520.
  • Referring to FIG. 1I, a plurality of conductive terminals 800 is formed on the redistribution structure 600 opposite to the dies 200 and the connecting modules 300. In some embodiments, the conductive terminals 800 are disposed on the UBM patterns (the bottom conductive patterns 604 shown in FIG. 1I) of the redistribution structure 600. The conductive terminals 800 may be formed by a ball placement process and/or a reflow process. The conductive terminals 800 may be conductive bumps, such as solder balls. However, the disclosure is not limited thereto. In some alternative embodiments, the conductive terminals 800 may take other possible forms and shapes based on design requirements. For example, the conductive terminals 800 may take the form of conductive pillars or conductive posts.
  • Referring to FIG. 1J, after forming the conductive terminals 800, a singulation process is performed to obtain a plurality of package structures 10. The singulation process includes, for example, cutting with a rotating blade or a laser beam.
  • Based on the above, the readily available prefabricated connecting module may serve as vertical connecting feature within the package structure. Due to the small thickness of the connecting module, the size of the package structure may be effectively reduced. In addition, the adaption of the connecting module may result in elimination of additional carrier or thicker copper pillars in the conventional package structure, thereby reducing the manufacturing cost.
  • It will be apparent to those skilled in the art that various modifications and variations can be made to the embodiments and concepts disclosed herein without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present disclosure cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.

Claims (20)

What is claimed is:
1. A package structure, comprising:
a redistribution structure;
a die disposed on the redistribution structure and electrically connected to the redistribution structure;
at least one connecting module disposed on the redistribution structure, wherein the connecting modules comprises a protection layer and a plurality of conductive bars embedded in the protection layer;
a first insulating encapsulant encapsulating the die and the connecting module;
a chip stack disposed on the first insulating encapsulant and the die and electrically connected to the connecting module; and
a second insulating encapsulant encapsulating the chip stack.
2. The package structure according to claim 1, further comprising a plurality of conductive terminals disposed on the redistribution structure opposite to the die and the connecting module.
3. The package structure according to claim 1, wherein the die has an active surface and a rear surface opposite to the active surface, the die comprises a plurality of conductive connectors located on the active surface, and the conductive connectors are directly in contact with the redistribution structure.
4. The package structure according to claim 3, further comprising an adhesive layer sandwiched between the rear surface of the die and the chip stack.
5. The package structure according to claim 1, wherein a material of the protection layer is different from a material of the first insulating encapsulant.
6. The package structure according to claim 1, further comprising a plurality of conductive wires embedded in the second insulating encapsulant, wherein the chip stack is electrically connected to the connecting module through the conductive wires.
7. The package structure according to claim 1, wherein the connecting module further comprises a plurality of conductive caps correspondingly disposed on the conductive bars, and the protection layer exposes at least a portion of each conductive cap.
8. The package structure according to claim 7, wherein a material of the conductive caps comprises gold.
9. The package structure according to claim 7, wherein a material of the conductive bars is different from a material of the conductive caps.
10. The package structure according to claim 7, wherein surfaces of the conductive caps, a surface of the protection layer, and a surface of the first insulating encapsulant are substantially coplanar.
11. A manufacturing method of a package structure, comprising:
providing a carrier;
disposing a plurality of dies and a plurality of connecting modules on the carrier, wherein each of the connecting modules comprises a protection layer and a plurality of conductive bars embedded in the protection layer;
forming a first insulating encapsulant on the carrier to encapsulate the dies and the connecting modules;
forming a redistribution structure over the dies, the connecting modules, and the first insulating encapsulant;
removing the carrier from the dies, the connecting modules, and the first insulating encapsulant;
disposing a chip stack on the dies and the first insulating encapsulant opposite to the redistribution structure, wherein the chip stack is electrically connected to the connecting modules; and
encapsulating the chip stack by a second insulating encapsulant.
12. The method according to claim 11, further comprising foiniing a plurality of conductive terminals on the redistribution structure opposite to the dies and the connecting modules.
13. The method according to claim 11, further comprising forming a plurality of conductive wires embedded in the second insulating encapsulant, wherein the chip stack is electrically connected to the connecting modules through the conductive wires.
14. The method according to claim 11, further comprising performing a singulation process.
15. The method according to claim 11, wherein a material of the protection layer is different from a material of the first insulating encapsulant.
16. The method according to claim 11, wherein the connecting modules are disposed on the carrier through a picked-and-placed process.
17. The method according to claim 11, wherein each connecting module further comprises a plurality of conductive caps correspondingly disposed on the conductive bars, and the protection layer exposes at least a portion of each conductive cap.
18. The method according to claim 17, wherein the connecting modules are disposed on the carrier such that the conductive caps face the carrier.
19. The method according to claim 17, wherein a material of the conductive caps comprises gold.
20. The method according to claim 11, wherein the die has an active surface and a rear surface opposite to the active surface, the die comprises a plurality of conductive connectors located on the active surface, and the step of forming the first insulating encapsulant comprises:
forming an insulating material over the carrier to cover the dies and the connecting modules; and
removing a portion of the insulating material to expose the conductive connectors of the dies and the conductive bars of the connecting modules.
US16/112,785 2017-11-27 2018-08-27 Package structure and manufacturing method thereof Abandoned US20190164948A1 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
US16/112,785 US20190164948A1 (en) 2017-11-27 2018-08-27 Package structure and manufacturing method thereof
KR1020180133232A KR102123249B1 (en) 2017-11-27 2018-11-02 Package structure and manufacturing method thereof
JP2018214495A JP6835798B2 (en) 2017-11-27 2018-11-15 Package structure and manufacturing method of package structure
TW107141331A TWI691029B (en) 2017-11-27 2018-11-20 Package structure and manufacturing method thereof
CN201811423732.6A CN109841606A (en) 2017-11-27 2018-11-27 Encapsulating structure and its manufacturing method

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201762591166P 2017-11-27 2017-11-27
US16/112,785 US20190164948A1 (en) 2017-11-27 2018-08-27 Package structure and manufacturing method thereof

Publications (1)

Publication Number Publication Date
US20190164948A1 true US20190164948A1 (en) 2019-05-30

Family

ID=66632643

Family Applications (3)

Application Number Title Priority Date Filing Date
US16/112,785 Abandoned US20190164948A1 (en) 2017-11-27 2018-08-27 Package structure and manufacturing method thereof
US16/114,237 Abandoned US20190164888A1 (en) 2017-11-27 2018-08-28 Package structure and manufacturing method thereof
US16/114,251 Active US10950593B2 (en) 2017-11-27 2018-08-28 Package structure including at least one connecting module and manufacturing method thereof

Family Applications After (2)

Application Number Title Priority Date Filing Date
US16/114,237 Abandoned US20190164888A1 (en) 2017-11-27 2018-08-28 Package structure and manufacturing method thereof
US16/114,251 Active US10950593B2 (en) 2017-11-27 2018-08-28 Package structure including at least one connecting module and manufacturing method thereof

Country Status (5)

Country Link
US (3) US20190164948A1 (en)
JP (3) JP6835798B2 (en)
KR (3) KR102123249B1 (en)
CN (3) CN110034106B (en)
TW (3) TWI691029B (en)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9922964B1 (en) * 2016-09-19 2018-03-20 Taiwan Semiconductor Manufacturing Co., Ltd. Package structure with dummy die
US11948917B2 (en) * 2019-04-23 2024-04-02 Intel Corporation Die over mold stacked semiconductor package
US11383970B2 (en) * 2019-07-09 2022-07-12 Amkor Technology Singapore Holding Pte. Ltd. Semiconductor devices and related methods
JP2021034606A (en) * 2019-08-27 2021-03-01 キオクシア株式会社 Semiconductor device and manufacturing method of the same
TWI711131B (en) * 2019-12-31 2020-11-21 力成科技股份有限公司 Chip package structure
TWI768294B (en) * 2019-12-31 2022-06-21 力成科技股份有限公司 Package structure and manufacturing method thereof
TW202143401A (en) * 2020-05-08 2021-11-16 力成科技股份有限公司 Semiconductor packaging method and structure thereof
JP2022014121A (en) * 2020-07-06 2022-01-19 キオクシア株式会社 Semiconductor device and manufacturing method for the same
KR20220006807A (en) 2020-07-09 2022-01-18 에스케이하이닉스 주식회사 Semiconductor package including stacked semiconductor chips
KR20220008168A (en) 2020-07-13 2022-01-20 삼성전자주식회사 Semiconductor package
KR20220015632A (en) 2020-07-31 2022-02-08 에스케이하이닉스 주식회사 Semiconductor package including stacked semiconductor chips
CN111968949B (en) * 2020-08-27 2022-05-24 青岛歌尔微电子研究院有限公司 Chip packaging process and packaged chip
JP2022129462A (en) * 2021-02-25 2022-09-06 キオクシア株式会社 Semiconductor device and method for manufacturing semiconductor device
KR20220150093A (en) * 2021-05-03 2022-11-10 삼성전자주식회사 Semiconductor package

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9837484B2 (en) * 2015-05-27 2017-12-05 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming substrate including embedded component with symmetrical structure
US10510561B2 (en) * 2014-04-02 2019-12-17 Taiwan Semiconductor Manufacturing Company Semiconductor device package including conformal metal cap contacting each semiconductor die

Family Cites Families (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8021976B2 (en) * 2002-10-15 2011-09-20 Megica Corporation Method of wire bonding over active area of a semiconductor circuit
US6358836B1 (en) * 2000-06-16 2002-03-19 Industrial Technology Research Institute Wafer level package incorporating elastomeric pads in dummy plugs
JP4012527B2 (en) * 2004-07-14 2007-11-21 日本無線株式会社 Manufacturing method of electronic parts
US9082806B2 (en) * 2008-12-12 2015-07-14 Stats Chippac, Ltd. Semiconductor device and method of forming a vertical interconnect structure for 3-D FO-WLCSP
CN101866915B (en) * 2009-04-15 2015-08-19 三星电子株式会社 Integrated circuit (IC) apparatus and method of operation, memory storage apparatus and electronic system
US8624374B2 (en) * 2010-04-02 2014-01-07 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with fan-out and with connecting elements for stacking and manufacturing methods thereof
KR101855294B1 (en) * 2010-06-10 2018-05-08 삼성전자주식회사 Semiconductor package
US8941222B2 (en) * 2010-11-11 2015-01-27 Advanced Semiconductor Engineering Inc. Wafer level semiconductor package and manufacturing methods thereof
JP5646415B2 (en) * 2011-08-31 2014-12-24 株式会社東芝 Semiconductor package
US9613830B2 (en) 2011-12-30 2017-04-04 Deca Technologies Inc. Fully molded peripheral package on package device
US20130249101A1 (en) * 2012-03-23 2013-09-26 Stats Chippac, Ltd. Semiconductor Method of Device of Forming a Fan-Out PoP Device with PWB Vertical Interconnect Units
US9385006B2 (en) * 2012-06-21 2016-07-05 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming an embedded SOP fan-out package
US9391041B2 (en) * 2012-10-19 2016-07-12 Taiwan Semiconductor Manufacturing Company, Ltd. Fan-out wafer level package structure
CN203118928U (en) * 2012-12-13 2013-08-07 欣兴电子股份有限公司 Packaging structure
US9368438B2 (en) 2012-12-28 2016-06-14 Taiwan Semiconductor Manufacturing Company, Ltd. Package on package (PoP) bonding structures
US8980691B2 (en) * 2013-06-28 2015-03-17 Stats Chippac, Ltd. Semiconductor device and method of forming low profile 3D fan-out package
KR101550496B1 (en) * 2013-07-24 2015-09-04 에스티에스반도체통신 주식회사 Integrated circuit package and method for manufacturing the same
TWI517269B (en) * 2013-09-27 2016-01-11 矽品精密工業股份有限公司 Package on package structure and manufacturing method thereof
JP6273362B2 (en) 2013-12-23 2018-01-31 インテル コーポレイション Package on package structure and method for manufacturing the same
US9653442B2 (en) * 2014-01-17 2017-05-16 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit package and methods of forming same
US9527723B2 (en) 2014-03-13 2016-12-27 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming microelectromechanical systems (MEMS) package
TWI517343B (en) 2014-03-25 2016-01-11 恆勁科技股份有限公司 Flip-chip package-on-package structure and its fabrication method
US9881859B2 (en) 2014-05-09 2018-01-30 Qualcomm Incorporated Substrate block for PoP package
CN104064551B (en) 2014-06-05 2018-01-16 华为技术有限公司 A kind of chip stack package structure and electronic equipment
US10453785B2 (en) 2014-08-07 2019-10-22 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming double-sided fan-out wafer level package
EP3198644A4 (en) * 2014-09-26 2018-05-23 Intel Corporation Integrated circuit package having wire-bonded multi-die stack
US9941207B2 (en) 2014-10-24 2018-04-10 STATS ChipPAC Pte. Ltd. Semiconductor device and method of fabricating 3D package with short cycle time and high yield
TWI654723B (en) * 2015-02-06 2019-03-21 矽品精密工業股份有限公司 Method of manufacturing package structure
US9613931B2 (en) * 2015-04-30 2017-04-04 Taiwan Semiconductor Manufacturing Company, Ltd. Fan-out stacked system in package (SIP) having dummy dies and methods of making the same
US9679873B2 (en) * 2015-06-18 2017-06-13 Qualcomm Incorporated Low profile integrated circuit (IC) package comprising a plurality of dies
KR101809521B1 (en) * 2015-09-04 2017-12-18 주식회사 네패스 Semiconductor package and method of manufacturing the same
TWI566356B (en) * 2015-10-15 2017-01-11 力成科技股份有限公司 Package structure and manufacturing method thereof
US10483211B2 (en) * 2016-02-22 2019-11-19 Mediatek Inc. Fan-out package structure and method for forming the same
US10797038B2 (en) * 2016-02-25 2020-10-06 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor package and rework process for the same
TWM537310U (en) * 2016-11-14 2017-02-21 Jorjin Tech Inc 3D multi-chip module packaging structure

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10510561B2 (en) * 2014-04-02 2019-12-17 Taiwan Semiconductor Manufacturing Company Semiconductor device package including conformal metal cap contacting each semiconductor die
US9837484B2 (en) * 2015-05-27 2017-12-05 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming substrate including embedded component with symmetrical structure

Also Published As

Publication number Publication date
KR20190062243A (en) 2019-06-05
JP6820307B2 (en) 2021-01-27
CN109841606A (en) 2019-06-04
TWI714913B (en) 2021-01-01
TW201926601A (en) 2019-07-01
KR102145765B1 (en) 2020-08-20
KR20190062179A (en) 2019-06-05
CN109841603A (en) 2019-06-04
TWI677066B (en) 2019-11-11
US20190164888A1 (en) 2019-05-30
TW201937667A (en) 2019-09-16
JP6749990B2 (en) 2020-09-02
KR102123251B1 (en) 2020-06-17
JP2019096873A (en) 2019-06-20
US20190164909A1 (en) 2019-05-30
KR102123249B1 (en) 2020-06-17
CN110034106A (en) 2019-07-19
JP2019096874A (en) 2019-06-20
KR20190062178A (en) 2019-06-05
US10950593B2 (en) 2021-03-16
TWI691029B (en) 2020-04-11
TW201926623A (en) 2019-07-01
JP6835798B2 (en) 2021-02-24
CN110034106B (en) 2021-05-18
JP2019096875A (en) 2019-06-20

Similar Documents

Publication Publication Date Title
US20190164948A1 (en) Package structure and manufacturing method thereof
US9831219B2 (en) Manufacturing method of package structure
TWI749005B (en) Semiconductor device and method of manufacturing thereof
US11011501B2 (en) Package structure, package-on-package structure and method of fabricating the same
US20200243449A1 (en) Package structure and manufacturing method thereof
US10593647B2 (en) Package structure and manufacturing method thereof
US11637054B2 (en) Semiconductor package and method of manufacturing the same
US11854984B2 (en) Semiconductor package and manufacturing method thereof
CN110797293A (en) Package-on-package structure, method for fabricating the same and package structure
US20240178116A1 (en) Semiconductor package and method of manufacturing the same
CN109003946B (en) Package structure and method for manufacturing the same
US11251170B2 (en) Package structure and manufacturing method thereof
US10515936B1 (en) Package structure and manufacturing method thereof
CN110931442A (en) Electronic device and method for manufacturing the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: POWERTECH TECHNOLOGY INC., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHANG CHIEN, SHANG-YU;HSU, HUNG-HSIN;LIN, NAN-CHUN;REEL/FRAME:046748/0362

Effective date: 20180827

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION