US20190115464A1 - MOS-Gated Power Devices, Methods, and Integrated Circuits - Google Patents
MOS-Gated Power Devices, Methods, and Integrated Circuits Download PDFInfo
- Publication number
- US20190115464A1 US20190115464A1 US16/013,376 US201816013376A US2019115464A1 US 20190115464 A1 US20190115464 A1 US 20190115464A1 US 201816013376 A US201816013376 A US 201816013376A US 2019115464 A1 US2019115464 A1 US 2019115464A1
- Authority
- US
- United States
- Prior art keywords
- trench
- vertical
- region
- body region
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title abstract description 12
- 210000000746 body region Anatomy 0.000 claims abstract description 85
- 238000009413 insulation Methods 0.000 claims description 81
- 238000009792 diffusion process Methods 0.000 claims description 30
- 229910021332 silicide Inorganic materials 0.000 claims description 7
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 7
- 239000012774 insulation material Substances 0.000 abstract description 8
- 230000003071 parasitic effect Effects 0.000 abstract description 3
- 238000010586 diagram Methods 0.000 description 40
- 230000008901 benefit Effects 0.000 description 36
- 239000000758 substrate Substances 0.000 description 19
- ALKWEXBKAHPJAQ-NAKRPEOUSA-N Asn-Leu-Asp-Asp Chemical compound NC(=O)C[C@H](N)C(=O)N[C@@H](CC(C)C)C(=O)N[C@@H](CC(O)=O)C(=O)N[C@@H](CC(O)=O)C(O)=O ALKWEXBKAHPJAQ-NAKRPEOUSA-N 0.000 description 18
- 239000004065 semiconductor Substances 0.000 description 18
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 11
- 239000000463 material Substances 0.000 description 11
- 229910052710 silicon Inorganic materials 0.000 description 11
- 239000010703 silicon Substances 0.000 description 11
- 238000004519 manufacturing process Methods 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- 229910052751 metal Inorganic materials 0.000 description 7
- 239000002184 metal Substances 0.000 description 7
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- 229920005591 polysilicon Polymers 0.000 description 6
- 239000004020 conductor Substances 0.000 description 5
- 239000003989 dielectric material Substances 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- 239000000969 carrier Substances 0.000 description 4
- 238000000151 deposition Methods 0.000 description 4
- 239000007943 implant Substances 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 238000001465 metallisation Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 3
- 229910052721 tungsten Inorganic materials 0.000 description 3
- 239000010937 tungsten Substances 0.000 description 3
- 229910052792 caesium Inorganic materials 0.000 description 2
- TVFDJXOCXUVLDH-UHFFFAOYSA-N caesium atom Chemical compound [Cs] TVFDJXOCXUVLDH-UHFFFAOYSA-N 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011982 device technology Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 239000007858 starting material Substances 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/063—Reduced surface field [RESURF] pn-junction structures
- H01L29/0634—Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
- H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/408—Electrodes ; Multistep manufacturing processes therefor with an insulating layer with a particular dielectric or electrostatic property, e.g. with static charges or for controlling trapped charges or moving ions, or with a plate acting on the insulator potential or the insulator charges, e.g. for controlling charges effect or potential distribution in the insulating layer, or with a semi-insulating layer contacting directly the semiconductor surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4966—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
- H01L29/4975—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2 being a silicide layer, e.g. TiSi2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0661—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body specially adapted for altering the breakdown voltage by removing semiconductor material at, or in the neighbourhood of, a reverse biased junction, e.g. by bevelling, moat etching, depletion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0873—Drain regions
- H01L29/0878—Impurity concentration or distribution
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
- H01L29/42368—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
Definitions
- the present application relates to power and High Frequency (RF) MOS-gated transistors, and more particularly to CMOS compatible MOSFET structure and fabrication.
- RF High Frequency
- FIG. 1 A schematic cross section of a conventional trench MOSFET is shown in FIG. 1 .
- a drain metallization layer 102 underlies an n+ deep drain region 104 .
- a more lightly doped drift layer (or shallow drain) 106 overlies the deep drain region 104 , and lies beneath a p-type body region 108 and an insulated trench.
- a gate electrode 114 typically formed of polysilicon, is positioned within the trench, and surrounded by insulation 116 (typically silicon dioxide).
- a source region 110 adjoins the trench insulation 116 , and overlies at least part of the body region 108 .
- a p+ body contact region 112 adjoins the body region 108 , shorting the body region 108 to the source 110 .
- the upper surface of the body contact region 112 and the source region 110 in this example, constitutes an upper silicon surface which is contacted by source metallization 103 .
- a trench MOSFET provides a lower specific on-resistance R sp as the cell pitch decreases, due to the high packing density or number of cells per unit area. Furthermore, to minimize switching losses it is desirable to have a switch with lower gate-source (C gs ) and gate-drain (C gd ) capacitances which are directly proportional to lower gate charge (Q g ) and gate-drain charge (Q gd ). Ideally, a power MOS transistor should have low charges Q g and Q gd , as well as a low specific on-resistance R sp .
- the present inventors have realized that a key obstacle in integrating lateral-channel trench power devices into conventional integrated circuit processes is the parasitic coupling between the lateral-channel stage and the drain. This parasitic coupling can be surprisingly high.
- the present application discloses new kinds of CMOS compatible power and Radio Frequency (RF) MOSFET structures which provide reduced conduction and switching power losses, as well as methods of making and using them, and integrated devices which include them.
- the disclosed structures preferably include a shielded MOS gate component and a vertical voltage sustaining component.
- FIG. 1 is a cross-sectional structural diagram of a previously disclosed trench MOSFET.
- FIG. 2 is a cross-sectional structural diagram of a trench MOSFET in accordance with a group of sample embodiments.
- FIG. 3 is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with another embodiment.
- FIG. 4( a ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 4( b ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 5 is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 6( a ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 6( b ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 6( c ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 6( d ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 7( a ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 7( b ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 8( a ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 8( b ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 9( a ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 9( b ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 9( c ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 9( d ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 10( a ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 10( b ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 10( c ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 11( a ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 11( b ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 11( c ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 11( d ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 11( e ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 11( f ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 11( g ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 11( h ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 11( i ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 11( j ) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment.
- FIG. 12( a ) is a cross-sectional structural diagram depicting a termination using a field plate, in accordance with yet another embodiment.
- FIG. 12( b ) is a cross-sectional structural diagram depicting a termination using a field plate, in accordance with yet another embodiment.
- FIG. 13 is a cross-sectional structural diagram depicting a termination using a field plate and a guard ring, in accordance with yet another embodiment.
- FIGS. 14( a )-( m ) are a sequence of cross-sectional structural diagrams depicting stages in fabrication of devices, in accordance with yet another embodiment.
- FIGS. 15( a )-( b ) are cross-sectional structural diagrams depicting stages in fabrication of devices, in accordance with yet another embodiment.
- FIG. 16( a ) is a cross-sectional structural diagram of a frontside-contacted trench MOSFET, in accordance with yet another embodiment.
- FIG. 16( b ) is a cross-sectional structural diagram depicting a frontside-contacted trench MOSFET, in accordance with yet another embodiment.
- FIG. 17( a ) is a cross-sectional structural diagram depicting a frontside-contacted trench MOSFET, in accordance with yet another embodiment.
- FIG. 17( b ) is a cross-sectional structural diagram depicting a frontside-contacted trench MOSFET, in accordance with yet another embodiment.
- FIG. 18 shows an integrated circuit, which includes a frontside-contacted power device in combination with lower-power integrated circuitry.
- FIG. 2 shows a new kind of merged device, in which a shallow lateral switching device is combined with a vertical voltage-withstand structure, AND a shield is used to reduce capacitive coupling between the two.
- the vertical component of the device can be made from a p-layer 108 on n+ substrate 104 and a dielectric layer 120 that contains permanent or fixed electrostatic charge 118 .
- the structures provide charge induced junctions for current conduction by using dielectric layers 120 that have intentionally introduced permanent (immobile) or fixed charge 118 .
- Permanent charge 118 can be supplied for instance, by the implantation of certain atomic species such as cesium into oxide, or by the use of dielectric layers 120 and plasma enhanced CVD silicon nitride.
- the permanent charge 118 creates an inversion layer at the silicon-dielectric layer (oxide) interface forming an induced junction that conducts current in the on-state.
- This structure allows the use of short channel lengths, which helps to achieve lower specific on-resistance R sp .
- the p-layer 108 can be formed by a p-epitaxial layer or alternatively by a p-well implanted in a n-epitaxial layer (not shown) over the n+ substrate 104 .
- the disclosed trench MOSFET structures provide low values for specific on-resistance R sp , and for gate charges Q g and Q gd . Further details and innovative embodiments are described below.
- the basic cell structure of an n-channel MOSFET is shown.
- the gate electrode 114 is covered by a surface insulation layer 122 , typically a dielectric material, that extends above the silicon surface.
- a gate dielectric layer 126 is between the gate electrode 114 and the p-layer 108 .
- a conductive shield layer 124 typically formed with a conductive material such as polysilicon and preferably connected to the source or ground, shields the gate electrode 114 thereby lowering the gate-drain capacitance.
- An insulated trench 120 typically filled with a dielectric material, contains permanent or fixed positive charge 118 .
- Surface insulation layer 122 and insulation trench 120 can be made of different materials, such as silicon oxide, silicon nitride or any appropriate dielectric. Alternatively, both insulation layers 122 and 120 can be made of the same dielectric material, for example SiO2.
- a lightly doped n-layer (NLDD) 128 is preferably self aligned to the gate 114 , and a p+ contact region 112 is provided adjacent to the n+ source layer 110 to provide a source-body short. This embodiment provides advantages as described above.
- FIG. 3 shows an embodiment which is generally somewhat similar to that shown in FIG. 2 , but which also includes silicided gate layers 130 and a silicided shield electrode 132 .
- the silicidation of the polysilicon gate electrode 114 provides a silicide layer 130 for lower gate resistance R g . This embodiment too provides advantages as described above.
- FIG. 4( a ) shows an embodiment which is generally somewhat similar to the device shown in FIG. 2 , but which also includes an additional anti-punch-through and/or a threshold voltage adjust implant (Ppt) 134 .
- This embodiment too provides advantages as described above.
- FIG. 4( b ) shows an embodiment with silicided gate layer 130 and anti-punch-through layer 134 . This embodiment too provides advantages as described above.
- FIG. 5 shows an embodiment which is generally somewhat similar to that of FIG. 4( b ) , but which also includes an n-drift layer 106 between the p-layer 108 and the n+ substrate 104 . This embodiment too provides advantages as described above.
- FIG. 6( a ) shows an embodiment which is generally somewhat similar to that shown in FIG. 4( b ) , except that the n+ source 110 extends to the outer edge of the gate 114 .
- This embodiment too provides advantages as described above.
- FIG. 6( b ) shows an embodiment which is generally somewhat similar to that shown in FIG. 6( a ) , but which also includes an n drift layer 106 between the p-layer 108 and the n+ substrate 104 .
- This embodiment too provides advantages as described above.
- FIG. 6( c ) shows an embodiment which is generally somewhat similar to that shown in FIG. 6( a ) , except that the shield electrode 124 does not overlap the edge of the insulated trench 120 . This embodiment too provides advantages as described above.
- FIG. 6( d ) shows an embodiment which is generally somewhat similar to that shown in FIG. 6( c ) , but which also includes an n-drift layer 106 between the p-layer 108 and the n+ substrate 104 .
- This embodiment too provides advantages as described above.
- FIG. 7( a ) depicts an embodiment including an drift n-layer 106 implanted at the bottom of the insulation trench 120 .
- Layer 106 can be formed by a single n-type implant or a series of implants with different energies to connect the trench to the N+ substrate 104 . This embodiment too provides advantages as described above.
- FIG. 7( b ) depicts an embodiment which is generally somewhat similar to that of FIG. 7( a ) , but which also includes a silicide layer 130 on the gate electrode 114 and a silicide layer 132 on the shield electrode 124 . Note that in this embodiment, unlike that of FIG. 7( a ) , the trench extends all the way to the substrate 104 . This embodiment too provides advantages as described above.
- FIG. 8( a ) depicts an embodiment including a partially recessed shield electrode 124 extending beyond the level of the upper silicon surface. This embodiment too provides advantages as described above.
- FIG. 8( b ) depicts an embodiment which is generally somewhat similar to FIG. 8( a ) , but which also includes a drift layer 106 . This embodiment too provides advantages as described above.
- FIG. 9( a ) depicts an embodiment including a recessed shield electrode 124 positioned within the insulation trench 120 , below the upper silicon surface. This embodiment too provides advantages as described above.
- FIG. 9( b ) depicts an embodiment which is generally somewhat similar to FIG. 9( a ) , but which also includes a silicide layer 132 on the shield electrode 124 . This embodiment too provides advantages as described above.
- FIG. 9( c ) depicts an embodiment which is generally somewhat similar to FIG. 9( a ) , but which also includes a drift layer 106 . This embodiment too provides advantages as described above.
- FIG. 9( d ) depicts an embodiment which is generally somewhat similar to FIG. 9( b ) , but which also includes a drift layer 106 . This embodiment too provides advantages as described above.
- FIG. 10( a ) depicts an embodiment including a shield plug 136 in the surface dielectric 122 above the insulation trench 120 and extending to the gate oxide 126 .
- the shield plug 136 can be formed by the source metal or other conducting material such as tungsten. This embodiment too provides advantages as described above.
- FIG. 10( b ) depicts an embodiment which is generally somewhat similar to FIG. 10( a ) , except that the shield plug 136 extends into the insulation trench 120 . This embodiment too provides advantages as described above.
- FIG. 10( c ) depicts an embodiment which is generally somewhat similar to FIG. 10( b ) , but which also includes a shield electrode 124 positioned beneath the shield plug 136 . This embodiment too provides advantages as described above.
- FIG. 11( a ) depicts an embodiment including an extended n-type NLDD 128 ′ positioned along the trench side walls.
- the NLDD layer 128 ′ can be used in combination with permanent charge 118 or completely without permanent charge 118 . This embodiment too provides advantages as described above.
- FIG. 11( b ) depicts an embodiment which is generally somewhat similar to that of FIG. 11( a ) , but without the permanent charge 118 . This embodiment too provides advantages as described above.
- FIG. 11( c ) depicts an embodiment which is generally somewhat similar to FIG. 11( b ) , but including a drift layer 106 . This embodiment too provides advantages as described above.
- FIG. 11( d ) depicts an embodiment which is generally somewhat similar to FIG. 11( b ) , except that in this embodiment the shield electrode 124 is narrower than the width of the insulation trench 120 .
- FIG. 11( e ) depicts an embodiment which is generally somewhat similar to FIG. 11( d ) , except that the shield electrode 124 extends downwardly into the insulation trench 120 . This embodiment too provides advantages as described above.
- FIG. 11( f ) depicts an embodiment which is generally somewhat similar to FIG. 11( b ) , except that the shield electrode 124 does not adjoin a silicided layer 132 , and the shield electrode is contained within the insulation trench 120 below the upper silicon surface. This embodiment too provides advantages as described above.
- FIG. 11( g ) depicts an embodiment which is generally somewhat similar to FIG. 11( f ) , except that the punch-through layer 134 extends to contact the p-body contact region 112 . This embodiment too provides advantages as described above.
- FIG. 11( h ) depicts an embodiment which is generally somewhat similar to FIG. 11( b ) , except that a shield plug 136 extends through the gate oxide 126 contacting the trench insulation 120 at the level of the upper silicon surface. This embodiment too provides advantages as described above.
- FIG. 11( i ) depicts an embodiment which is generally somewhat similar to FIG. 11( h ) , except that the shield plug 136 extends into the insulation trench 120 , below the level of the upper silicon surface. This embodiment too provides advantages as described above.
- FIG. 11( j ) depicts an embodiment which is generally somewhat similar to FIG. 11( i ) , but which includes a shield electrode 124 adjoining the shield plug 136 within the insulation trench 120 . This embodiment too provides advantages as described above.
- FIG. 12( a ) shows a device termination structure, including a field plate 140 .
- a substrate 104 underlies an n-epi region 106 and a p-well region 108 .
- a dielectric layer such as oxide 138 extends over the n-epi region 106 and the p-well region 108 , contacting a p+ region 146 .
- Insulation filled trenches 144 alternate with semiconductor material 148 , with a contact region 146 at the top.
- Permanent charge Q F layer 118 is present in the insulation trenches 144 .
- a conductive layer 142 extends over the termination pattern and the oxide 138 .
- a field plate 140 is positioned within the oxide 138 , above the junction between n-epi 106 and p-epi 108 . This embodiment too provides advantages as described above.
- FIG. 12( b ) shows a device termination structure which is generally somewhat similar to that of FIG. 12( a ) , except that in this example the insulation trenches 144 and the P-well region 108 are optionally shallower than the n-epi region 106 . This embodiment too provides advantages as described above.
- FIG. 13 shows an embodiment generally somewhat similar to FIG. 12 , but including a p-guard ring 150 within the n-epi region 106 . Multiple guard rings can also be used. This embodiment too provides advantages as described above.
- the starting material is a heavily doped n+ substrate 152 doped e.g. with phosphorus or arsenic.
- a p-type epitaxial layer 154 is grown on top of the n+ substrate 152 , as shown in FIG. 14( a ) .
- an n-type epitaxial layer 158 is used and a p-well 154 is implanted and diffused to form the p-layer.
- the dielectric trenches 160 are then etched as shown in FIG. 14( c ) , using oxide or photoresist mask.
- a thin thermal oxide 162 is then grown, e.g. of 300 A to 1000 A, as shown in FIG. 14( d ) .
- Permanent positive charge 164 is provided using a suitable source such as implanting cesium as shown in FIGS. 14( e ) and 14( f ) .
- the device is then capped using a polysilicon layer or a dielectric layer such as silicon nitride and annealed using furnace or RTA e.g. at 1050 C.
- the polysilicon or nitride layer is then removed and the trench is filled with a dielectric layer 166 , such as oxide, as shown in FIG. 14( g ) .
- Gate oxide 167 is then grown and polysilicon 168 , 170 is deposited, doped using n-type doping and then etched using a photoresist mask as shown in FIG. 14( h ) .
- NLDD layer 172 is implanted and it is self-aligned to the gate as shown in FIG. 14( i ) .
- Dielectric (oxide) spacers are then formed and the n+ source 173 implanted as shown in FIG. 14( j ) .
- a photoresist mask 174 is used to define the n+ source implant.
- a dielectric layer 176 such as LTO is deposited, contacts are then formed and the p+ layer 178 implanted as shown in FIGS. 14( k ) and 14( l ) .
- Contact plugs 180 and source contact metal 188 and drain metal 190 are formed using conducting material such as tungsten, to produce a structure as shown in FIG. 14( m ) .
- An alternative contact can be formed by using a trench contact metal 182 as shown in FIGS. 15( a ) and 15( b ) .
- An epitaxial layer 108 is positioned on a substrate layer 104 .
- a vertical insulation trench 120 extends through the epitaxial layer 108 to the substrate layer 104 .
- a source region 110 and a body contact region 112 are positioned contacting the epitaxial region 108 .
- Gate electrodes 114 are positioned above the epitaxial layer 108 , separated by a gate oxide layer 126 .
- a lightly-doped diffusion 128 is self-aligned with the gate electrode 114 and adjoins the vertical insulation trench 120 .
- a shield electrode 124 is positioned above the vertical insulation trench 120 .
- the gate electrodes 114 and the shield electrode 124 are positioned within a surface insulation layer 122 .
- a trench contact metal 182 connects the source region 110 and the body contact region 112 and the source contact metal 188 .
- FIG. 16( a ) shows an embodiment of a frontside-contacted structure that is somewhat similar to that of FIG. 5 , except that the drain connection 102 ′ is now located on the frontside of the device.
- Drain connection 102 ′ is connected to the N+ substrate 104 through the N+ sinker region 105 .
- An optional backside metallization 109 can be used to reduce substrate resistance.
- In the on-state electron current flows from the source terminal 103 to the drain terminal 102 ′ through the MOS channel, the NLDD layer 128 , the inversion layer along the trench side walls formed due to the permanent positive charge, the N-buried layer 104 and the N+ sinker 105 .
- Such a frontside-contacted device has the advantage of being amenable to integration with other components such CMOS, Bipolar, or JFET transistors, diodes, resistors and capacitors in a monolithic Integrated Circuit (IC).
- FIG. 16( b ) shows another embodiment of a frontside-contacted structure. This example is somewhat similar to that of FIG. 16( a ) , except that the N+ substrate 104 has been replaced by an N-buried layer 104 ′ formed on a p-type substrate 107 .
- the drain contact 102 ′ is on the surface, so that the N+ buried layer 104 ′ is contacted through, for example, a deep N+ sinker region 105 .
- FIG. 17( a ) depicts another embodiment of a frontside-contacted structure. This example too is somewhat similar to that shown in FIG. 16( a ) , except that this embodiment includes an extended n-layer NLDD 128 ′ positioned along the trench side walls.
- the NLDD layer 128 ′ can be used in combination with permanent charge 118 or completely without permanent charge 118 .
- FIG. 17( b ) depicts an embodiment of a quasi-vertical structure which is somewhat similar to that shown in FIG. 16( b ) , but which also includes a p-layer NLDD 128 ′ positioned along the trench side walls.
- the NLDD layer 128 ′ can be used in combination with permanent charge 118 or completely without permanent charge 118 .
- FIG. 18 shows an example of an integrated power device.
- the example shown is a DC-DC converter.
- This device contains two large power device arrays as described above:
- Device array 1820 is the low-side switch, which pulls the common output terminal towards the lower supply voltage, and
- device array 1810 is the high-side switch, which pulls the common output terminal toward the higher supply voltage.
- both switches use device technology as shown e.g. in FIG. 16 b or 17 b above.
- the device structures of 1810 and 1820 can be the same or different.
- Each of the switches is operated by a respective driver circuit.
- the high-side (HS) driver stage 1812 provides the required drive current and bias point for the HS switch 1810
- low-side (LS) driver circuit 1822 provides the required drive current and bias point for the LS switch 1820 .
- the pulse-width-modulation (“PWM”) circuitry 1830 is a lower-voltage circuit, which provides width-modulated pulse trains to the driver stages 1812 and 1822 .
- the PWM circuitry can include a comparator which sees the difference between a fed-back voltage and a commanded voltage, and changes the pulse train fed to one of the driver stages accordingly. (Typically common-mode conduction is avoided, so only one of the switch stages is driven at any one instant.)
- a vertical power device comprising: an insulated trench containing insulation material; a surface insulation layer including a gate electrode; a body region positioned so that a voltage bias applied to the gate electrode will cause an inversion layer in said body region; permanent electrostatic charges in said trench insulation material; and a conductive shield layer positioned within said surface insulation layer above said insulated trench.
- a vertical semiconductor device comprising: an insulated trench containing insulation material; a surface insulation layer containing at least two gate electrodes; a body region positioned so that a voltage bias applied to one of the gate electrodes will cause an inversion layer in said body region; and permanent electrostatic charges in said insulation trench; and lightly doped regions overlapping said gate electrodes.
- a vertical semiconductor device comprising: an insulated trench containing insulation material; a surface insulation layer containing at least two gate electrodes; a body region positioned so that a voltage bias applied to one of the gate electrodes will cause an inversion layer in said body region; permanent electrostatic charges in said insulation material; and a conductive shield layer positioned between said gate electrodes within said surface insulation layer.
- a lateral trench semiconductor device comprising: a gate electrode positioned above a body region such that a voltage bias applied to said gate electrode causes an inversion layer in said body region; an insulated trench including permanent electrostatic charges at a boundary between said insulated trench and semiconductor material having a first conductivity type, such that the permanent charge causes an inversion layer in said semiconductor material; and a punch-through layer having said first conductivity type and positioned between said body region and said insulated trench.
- a planar trench semiconductor device comprising: at least two gate electrode positioned above body regions such that a voltage bias applied to a gate electrode causes an inversion layer in a body region; an insulated trench including permanent electrostatic charges at a boundary between said insulated trench and semiconductor material having a polarity type, such that the permanent electrostatic charge causes an inversion layer in said semiconductor material; a punch-through layer having said first conductivity type and positioned between a body region and said insulated trench; and a conductive shield layer positioned between said gate electrodes.
- methods and systems for vertical power devices including an insulated trench containing insulation material and a surface insulation layer including a gate electrode.
- a body region is positioned so that a voltage bias applied to the gate electrode will cause an inversion layer in the body region. Permanent charges are included in said insulation material.
- a conductive shield layer is positioned within the surface insulation layer above the insulated trench.
- a vertical power device comprising: an insulated trench having a sidewall; a gate electrode; a lightly doped diffusion layer adjacent to said sidewall of said insulated trench such that a voltage bias applied to the gate electrode can induce inversion in said lightly doped diffusion layer to thereby create a channel; permanent charge positioned near said sidewall; and a conductive shield layer which is positioned above said insulated trench, and not electrically connected to said gate.
- a vertical device comprising: a source region; a body region separating said source region from a drain region; a gate electrode positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; and a lightly-doped diffusion in said body region along said vertical insulation trench.
- a vertical device comprising: a source region; a body region separating said source region from a drain region; a gate electrode positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; permanent charge positioned along an exterior edge of said vertical insulation trench, and a lightly-doped diffusion in said body region along said vertical insulation trench.
- a vertical device comprising: a source region; a body region separating said source region from a drift region, said drift region adjoining a drain region; a gate electrode positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; and a lightly-doped diffusion in said body region along said vertical insulation trench.
- a vertical device comprising: source regions; body regions separating said source regions from drain regions; gate electrodes positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; a shield electrode between said gate electrodes and above said vertical insulation trench; and a lightly-doped diffusion in said body region along said vertical insulation trench.
- a vertical device comprising: source regions; body regions separating said source regions from drain regions; gate electrodes positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; a shield electrode between said gate electrodes and extending into said vertical insulation trench; and a lightly-doped diffusion in said body region along said vertical insulation trench.
- a vertical device comprising: source regions; body regions separating said source regions from drain regions; gate electrodes positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; a shield electrode within said vertical insulation trench; and a lightly-doped diffusion in said body region along said vertical insulation trench.
- a vertical device comprising: a source region; a body region separating said source region from a drain region; a body contact region adjoining said body region and said source region; a gate electrode positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; a lightly-doped diffusion in said body region along said vertical insulation trench; and a punch-through diffusion between the source region and the lightly-doped diffusion, wherein said punch-through diffusion adjoins said body contact region.
- a vertical device comprising: source regions; body regions separating said source regions from drain regions; gate electrodes positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; a shield plug between said gate electrodes and above said vertical insulation trench; and a lightly-doped diffusion in said body region along said vertical insulation trench.
- a vertical device comprising: source regions; body regions separating said source regions from drain regions; gate electrodes positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; a shield plug between said gate electrodes and extending into said vertical insulation trench; and a lightly-doped diffusion in said body region along said vertical insulation trench.
- a vertical device comprising: source regions; body regions separating said source regions from drain regions; gate electrodes positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; a shield plug between said gate electrodes and above said vertical insulation trench; a shield electrode within said vertical insulation trench; and a lightly-doped diffusion in said body region along said vertical insulation trench.
- a method of fabricating a vertical device comprising: depositing an epitaxial layer on a substrate layer; etching a trench in said epitaxial layer; depositing an oxide layer within said trench; implanting permanent charges within said oxide layer; filling said trench with dielectric material; growing a gate oxide layer; and implanting doped diffusions along said trench.
- a method of fabricating a vertical device comprising: depositing an epitaxial layer on a substrate layer; etching a trench in said epitaxial layer; depositing an oxide layer within said trench; implanting permanent charges within said oxide layer; filling said trench with dielectric material; growing a gate oxide layer; etching contact trenches in said epitaxial layer; and implanting doped diffusions along said trench.
- an integrated circuit comprising: at least one power device, which includes a MOS-gated lateral channel structure, near a frontside of the device, merged with a substantially vertical drift conduction path which lies along the sidewall of a trench, which includes a conductive shield near the top of said trench, which includes a lateral conductor beneath said drift conduction path, and which also includes a connection to said lateral conductor from the frontside of the device; and a plurality of integrated circuit components, integrated with said power device on a common substrate, and connected with said power device to provide joint functionality; wherein said MOS-gate lateral channel structure includes at least some device elements which are also present in ones of said integrated circuit components.
- n-channel MOSFETs While only n-channel MOSFETs are shown here, p-channel MOSFETs are realizable with this invention simply by changing the polarity of the permanent charge and swapping n-type and p-type regions in any of the figures. This is well known to those of ordinary skill in the art.
- the semiconductor material has been generally referred to above as “silicon,” but other semiconductor materials can be used instead.
- Si silicon 0.9 Ge 0.1 , but many others are possible.
- the positive permanent charge was drawn for illustration purpose only. It is understood that the charge can be in the dielectric (oxide), at the interface between the silicon and oxide, inside the silicon layer, or a combination of all these cases.
- MOS is commonly used in semiconductor physics to refer to a variety of structures where a conductive plate is separated from a semiconductor material by a thin nonconductive layer.
- the nonconductive layer can be a grown oxide (such as silicon dioxide), or can be a thin layer of another dielectric.
- the conductive layer can be a metal layer such as tungsten, or can be (for just one example) heavily doped polycrystalline semiconductor material.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Composite Materials (AREA)
- Materials Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Element Separation (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
MOS-gated devices, related methods, and systems for vertical power and RF devices including an insulated trench and a gate electrode. A body region is positioned so that a voltage bias on the gate electrode will cause an inversion layer in the body region. Permanent electrostatic charges are included in said insulation material. A conductive shield layer is positioned above the insulated trench, to reduce parasitic capacitances.
Description
- Priority is claimed from U.S. Application No. 61/118,664, filed Dec. 1, 2008, and also from U.S. Application No. 61/122,794, filed Dec. 16, 2008, both of which are hereby incorporated by reference. The same priority is also claimed by U.S. application Ser. No. 12/626,523 (MXP-027), filed simultaneously herewith, and hereby incorporated by reference.
- The present application relates to power and High Frequency (RF) MOS-gated transistors, and more particularly to CMOS compatible MOSFET structure and fabrication.
- Note that the points discussed below may reflect the hindsight gained from the disclosed inventions, and are not necessarily admitted to be prior art.
- Power MOSFETs are widely used as switching devices in many electronic applications. In order to minimize conduction power loss it is desirable that power MOSFETs have low specific on-resistance (Rsp), which is defined as the product of the on-resistance of a device and its area. A schematic cross section of a conventional trench MOSFET is shown in
FIG. 1 . Adrain metallization layer 102 underlies an n+deep drain region 104. A more lightly doped drift layer (or shallow drain) 106 overlies thedeep drain region 104, and lies beneath a p-type body region 108 and an insulated trench. Agate electrode 114, typically formed of polysilicon, is positioned within the trench, and surrounded by insulation 116 (typically silicon dioxide). Asource region 110 adjoins thetrench insulation 116, and overlies at least part of thebody region 108. A p+body contact region 112 adjoins thebody region 108, shorting thebody region 108 to thesource 110. The upper surface of thebody contact region 112 and thesource region 110, in this example, constitutes an upper silicon surface which is contacted bysource metallization 103. When thegate electrode 114 is charged, an inversion layer is formed at the interface between thetrench insulation 116 and thebody region 108, allowing majority carriers (electrons in this example) to flow fromsource 110 to drain 104. - A trench MOSFET provides a lower specific on-resistance Rsp as the cell pitch decreases, due to the high packing density or number of cells per unit area. Furthermore, to minimize switching losses it is desirable to have a switch with lower gate-source (Cgs) and gate-drain (Cgd) capacitances which are directly proportional to lower gate charge (Qg) and gate-drain charge (Qgd). Ideally, a power MOS transistor should have low charges Qg and Qgd, as well as a low specific on-resistance Rsp.
- The use of permanent or fixed electrostatic charges has been demonstrated to fabricate devices such as depletion mode DMOS transistors and solar cells. Some high voltage devices have been disclosed that incorporate fixed or permanent positive charges (QF) that balance the charge of the silicon depletion layer, see for example published US application 2008/064518.
- The present inventors have realized that a key obstacle in integrating lateral-channel trench power devices into conventional integrated circuit processes is the parasitic coupling between the lateral-channel stage and the drain. This parasitic coupling can be surprisingly high.
- The present application discloses new kinds of CMOS compatible power and Radio Frequency (RF) MOSFET structures which provide reduced conduction and switching power losses, as well as methods of making and using them, and integrated devices which include them. The disclosed structures preferably include a shielded MOS gate component and a vertical voltage sustaining component. Preferably a deep trench, below the shield, contains permanent charge.
- The disclosed innovations, in various embodiments, provide one or more of at least the following advantages. However, not all of these advantages result from every one of the innovations disclosed, and this list of advantages does not limit the various claimed inventions.
-
- The shielded MOS gate component allows the use of industry standard CMOS process and fine dimensions to significantly improve device characteristics and simplify manufacture.
- The gate electrode is shielded from the drain, which results in lower Cgd capacitance, and hence lower gate charge Qgd.
- The gate electrode has minimum overlap with the source junction, which results in lower Cgs capacitance, and hence lower gate charge Qgs.
- In some embodiments gate capacitances are synergistically reduced by both Cgs and Cgd reductions, further reducing gate charge.
- High cell density is combined with ease of manufacture.
- Some embodiments provide “smart power” integrated structures, in which power devices are integrated into conventional integrated circuit processes, with good process compatibility and minimal added process burden.
- Improved on-state conduction.
- Reduced switching power loss.
- Improved switching speed.
- The disclosed inventions will be described with reference to the accompanying drawings, which show important sample embodiments and which are incorporated in the specification hereof by reference, wherein:
-
FIG. 1 is a cross-sectional structural diagram of a previously disclosed trench MOSFET. -
FIG. 2 is a cross-sectional structural diagram of a trench MOSFET in accordance with a group of sample embodiments. -
FIG. 3 is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with another embodiment. -
FIG. 4(a) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 4(b) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 5 is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 6(a) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 6(b) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 6(c) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 6(d) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 7(a) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 7(b) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 8(a) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 8(b) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 9(a) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 9(b) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 9(c) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 9(d) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 10(a) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 10(b) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 10(c) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 11(a) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 11(b) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 11(c) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 11(d) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 11(e) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 11(f) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 11(g) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 11(h) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 11(i) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 11(j) is a cross-sectional structural diagram depicting a trench MOSFET, in accordance with yet another embodiment. -
FIG. 12(a) is a cross-sectional structural diagram depicting a termination using a field plate, in accordance with yet another embodiment. -
FIG. 12(b) is a cross-sectional structural diagram depicting a termination using a field plate, in accordance with yet another embodiment. -
FIG. 13 is a cross-sectional structural diagram depicting a termination using a field plate and a guard ring, in accordance with yet another embodiment. -
FIGS. 14(a)-(m) are a sequence of cross-sectional structural diagrams depicting stages in fabrication of devices, in accordance with yet another embodiment. -
FIGS. 15(a)-(b) are cross-sectional structural diagrams depicting stages in fabrication of devices, in accordance with yet another embodiment. -
FIG. 16(a) is a cross-sectional structural diagram of a frontside-contacted trench MOSFET, in accordance with yet another embodiment. -
FIG. 16(b) is a cross-sectional structural diagram depicting a frontside-contacted trench MOSFET, in accordance with yet another embodiment. -
FIG. 17(a) is a cross-sectional structural diagram depicting a frontside-contacted trench MOSFET, in accordance with yet another embodiment. -
FIG. 17(b) is a cross-sectional structural diagram depicting a frontside-contacted trench MOSFET, in accordance with yet another embodiment. -
FIG. 18 shows an integrated circuit, which includes a frontside-contacted power device in combination with lower-power integrated circuitry. - The numerous innovative teachings of the present application will be described with particular reference to presently preferred embodiments (by way of example, and not of limitation). The present application describes several inventions, and none of the statements below should be taken as limiting the claims generally.
-
FIG. 2 shows a new kind of merged device, in which a shallow lateral switching device is combined with a vertical voltage-withstand structure, AND a shield is used to reduce capacitive coupling between the two. With reference toFIG. 2 , the vertical component of the device can be made from a p-layer 108 onn+ substrate 104 and adielectric layer 120 that contains permanent or fixedelectrostatic charge 118. The structures provide charge induced junctions for current conduction by usingdielectric layers 120 that have intentionally introduced permanent (immobile) or fixedcharge 118.Permanent charge 118 can be supplied for instance, by the implantation of certain atomic species such as cesium into oxide, or by the use ofdielectric layers 120 and plasma enhanced CVD silicon nitride. Thepermanent charge 118 creates an inversion layer at the silicon-dielectric layer (oxide) interface forming an induced junction that conducts current in the on-state. This structure allows the use of short channel lengths, which helps to achieve lower specific on-resistance Rsp. The p-layer 108 can be formed by a p-epitaxial layer or alternatively by a p-well implanted in a n-epitaxial layer (not shown) over then+ substrate 104. The disclosed trench MOSFET structures provide low values for specific on-resistance Rsp, and for gate charges Qg and Qgd. Further details and innovative embodiments are described below. - In one embodiment, as shown in
FIG. 2 , the basic cell structure of an n-channel MOSFET is shown. Thegate electrode 114 is covered by asurface insulation layer 122, typically a dielectric material, that extends above the silicon surface. Agate dielectric layer 126 is between thegate electrode 114 and the p-layer 108. Aconductive shield layer 124, typically formed with a conductive material such as polysilicon and preferably connected to the source or ground, shields thegate electrode 114 thereby lowering the gate-drain capacitance. Aninsulated trench 120, typically filled with a dielectric material, contains permanent or fixedpositive charge 118.Surface insulation layer 122 andinsulation trench 120 can be made of different materials, such as silicon oxide, silicon nitride or any appropriate dielectric. Alternatively, bothinsulation layers gate 114, and ap+ contact region 112 is provided adjacent to then+ source layer 110 to provide a source-body short. This embodiment provides advantages as described above. -
FIG. 3 shows an embodiment which is generally somewhat similar to that shown inFIG. 2 , but which also includes silicided gate layers 130 and asilicided shield electrode 132. The silicidation of thepolysilicon gate electrode 114 provides asilicide layer 130 for lower gate resistance Rg. This embodiment too provides advantages as described above. -
FIG. 4(a) shows an embodiment which is generally somewhat similar to the device shown inFIG. 2 , but which also includes an additional anti-punch-through and/or a threshold voltage adjust implant (Ppt) 134. This embodiment too provides advantages as described above. -
FIG. 4(b) shows an embodiment withsilicided gate layer 130 and anti-punch-throughlayer 134. This embodiment too provides advantages as described above. -
FIG. 5 shows an embodiment which is generally somewhat similar to that ofFIG. 4(b) , but which also includes an n-drift layer 106 between the p-layer 108 and then+ substrate 104. This embodiment too provides advantages as described above. -
FIG. 6(a) shows an embodiment which is generally somewhat similar to that shown inFIG. 4(b) , except that then+ source 110 extends to the outer edge of thegate 114. This embodiment too provides advantages as described above. -
FIG. 6(b) shows an embodiment which is generally somewhat similar to that shown inFIG. 6(a) , but which also includes ann drift layer 106 between the p-layer 108 and then+ substrate 104. This embodiment too provides advantages as described above. -
FIG. 6(c) shows an embodiment which is generally somewhat similar to that shown inFIG. 6(a) , except that theshield electrode 124 does not overlap the edge of theinsulated trench 120. This embodiment too provides advantages as described above. -
FIG. 6(d) shows an embodiment which is generally somewhat similar to that shown inFIG. 6(c) , but which also includes an n-drift layer 106 between the p-layer 108 and then+ substrate 104. This embodiment too provides advantages as described above. -
FIG. 7(a) depicts an embodiment including an drift n-layer 106 implanted at the bottom of theinsulation trench 120.Layer 106 can be formed by a single n-type implant or a series of implants with different energies to connect the trench to theN+ substrate 104. This embodiment too provides advantages as described above. -
FIG. 7(b) depicts an embodiment which is generally somewhat similar to that ofFIG. 7(a) , but which also includes asilicide layer 130 on thegate electrode 114 and asilicide layer 132 on theshield electrode 124. Note that in this embodiment, unlike that ofFIG. 7(a) , the trench extends all the way to thesubstrate 104. This embodiment too provides advantages as described above. -
FIG. 8(a) depicts an embodiment including a partially recessedshield electrode 124 extending beyond the level of the upper silicon surface. This embodiment too provides advantages as described above. -
FIG. 8(b) depicts an embodiment which is generally somewhat similar toFIG. 8(a) , but which also includes adrift layer 106. This embodiment too provides advantages as described above. -
FIG. 9(a) depicts an embodiment including a recessedshield electrode 124 positioned within theinsulation trench 120, below the upper silicon surface. This embodiment too provides advantages as described above. -
FIG. 9(b) depicts an embodiment which is generally somewhat similar toFIG. 9(a) , but which also includes asilicide layer 132 on theshield electrode 124. This embodiment too provides advantages as described above. -
FIG. 9(c) depicts an embodiment which is generally somewhat similar toFIG. 9(a) , but which also includes adrift layer 106. This embodiment too provides advantages as described above. -
FIG. 9(d) depicts an embodiment which is generally somewhat similar toFIG. 9(b) , but which also includes adrift layer 106. This embodiment too provides advantages as described above. -
FIG. 10(a) depicts an embodiment including ashield plug 136 in thesurface dielectric 122 above theinsulation trench 120 and extending to thegate oxide 126. Theshield plug 136 can be formed by the source metal or other conducting material such as tungsten. This embodiment too provides advantages as described above. -
FIG. 10(b) depicts an embodiment which is generally somewhat similar toFIG. 10(a) , except that theshield plug 136 extends into theinsulation trench 120. This embodiment too provides advantages as described above. -
FIG. 10(c) depicts an embodiment which is generally somewhat similar toFIG. 10(b) , but which also includes ashield electrode 124 positioned beneath theshield plug 136. This embodiment too provides advantages as described above. -
FIG. 11(a) depicts an embodiment including an extended n-type NLDD 128′ positioned along the trench side walls. TheNLDD layer 128′ can be used in combination withpermanent charge 118 or completely withoutpermanent charge 118. This embodiment too provides advantages as described above. -
FIG. 11(b) depicts an embodiment which is generally somewhat similar to that ofFIG. 11(a) , but without thepermanent charge 118. This embodiment too provides advantages as described above. -
FIG. 11(c) depicts an embodiment which is generally somewhat similar toFIG. 11(b) , but including adrift layer 106. This embodiment too provides advantages as described above. -
FIG. 11(d) depicts an embodiment which is generally somewhat similar toFIG. 11(b) , except that in this embodiment theshield electrode 124 is narrower than the width of theinsulation trench 120. -
FIG. 11(e) depicts an embodiment which is generally somewhat similar toFIG. 11(d) , except that theshield electrode 124 extends downwardly into theinsulation trench 120. This embodiment too provides advantages as described above. -
FIG. 11(f) depicts an embodiment which is generally somewhat similar toFIG. 11(b) , except that theshield electrode 124 does not adjoin asilicided layer 132, and the shield electrode is contained within theinsulation trench 120 below the upper silicon surface. This embodiment too provides advantages as described above. -
FIG. 11(g) depicts an embodiment which is generally somewhat similar toFIG. 11(f) , except that the punch-throughlayer 134 extends to contact the p-body contact region 112. This embodiment too provides advantages as described above. -
FIG. 11(h) depicts an embodiment which is generally somewhat similar toFIG. 11(b) , except that ashield plug 136 extends through thegate oxide 126 contacting thetrench insulation 120 at the level of the upper silicon surface. This embodiment too provides advantages as described above. -
FIG. 11(i) depicts an embodiment which is generally somewhat similar toFIG. 11(h) , except that theshield plug 136 extends into theinsulation trench 120, below the level of the upper silicon surface. This embodiment too provides advantages as described above. -
FIG. 11(j) depicts an embodiment which is generally somewhat similar toFIG. 11(i) , but which includes ashield electrode 124 adjoining theshield plug 136 within theinsulation trench 120. This embodiment too provides advantages as described above. -
FIG. 12(a) shows a device termination structure, including afield plate 140. Asubstrate 104 underlies an n-epi region 106 and a p-well region 108. A dielectric layer such asoxide 138 extends over the n-epi region 106 and the p-well region 108, contacting ap+ region 146. Insulation filledtrenches 144 alternate withsemiconductor material 148, with acontact region 146 at the top. Permanent charge QF layer 118 is present in theinsulation trenches 144. Aconductive layer 142 extends over the termination pattern and theoxide 138. Afield plate 140 is positioned within theoxide 138, above the junction between n-epi 106 and p-epi 108. This embodiment too provides advantages as described above. -
FIG. 12(b) shows a device termination structure which is generally somewhat similar to that ofFIG. 12(a) , except that in this example theinsulation trenches 144 and the P-well region 108 are optionally shallower than the n-epi region 106. This embodiment too provides advantages as described above. -
FIG. 13 shows an embodiment generally somewhat similar toFIG. 12 , but including a p-guard ring 150 within the n-epi region 106. Multiple guard rings can also be used. This embodiment too provides advantages as described above. - The foregoing three termination structures can advantageously be used with various of the many device structures described in this application.
- In the following section a method of making one version of the structures is described as shown in
FIGS. 14 (a)-(m) and 15(a) and (b) . - The starting material is a heavily doped
n+ substrate 152 doped e.g. with phosphorus or arsenic. A p-type epitaxial layer 154 is grown on top of then+ substrate 152, as shown inFIG. 14(a) . - Alternatively, as shown in
FIG. 14(b) , an n-type epitaxial layer 158 is used and a p-well 154 is implanted and diffused to form the p-layer. - The
dielectric trenches 160 are then etched as shown inFIG. 14(c) , using oxide or photoresist mask. - A thin
thermal oxide 162 is then grown, e.g. of 300A to 1000A, as shown inFIG. 14(d) . - Permanent
positive charge 164 is provided using a suitable source such as implanting cesium as shown inFIGS. 14(e) and 14(f) . The device is then capped using a polysilicon layer or a dielectric layer such as silicon nitride and annealed using furnace or RTA e.g. at 1050 C. - The polysilicon or nitride layer is then removed and the trench is filled with a
dielectric layer 166, such as oxide, as shown inFIG. 14(g) . - The remaining surface oxide is removed.
Gate oxide 167 is then grown andpolysilicon FIG. 14(h) . -
NLDD layer 172 is implanted and it is self-aligned to the gate as shown inFIG. 14(i) . Dielectric (oxide) spacers are then formed and then+ source 173 implanted as shown inFIG. 14(j) . Alternatively aphotoresist mask 174 is used to define the n+ source implant. - A
dielectric layer 176 such as LTO is deposited, contacts are then formed and thep+ layer 178 implanted as shown inFIGS. 14(k) and 14(l) . - Contact plugs 180 and
source contact metal 188 and drainmetal 190 are formed using conducting material such as tungsten, to produce a structure as shown inFIG. 14(m) . - An alternative contact can be formed by using a
trench contact metal 182 as shown inFIGS. 15(a) and 15(b) . Anepitaxial layer 108 is positioned on asubstrate layer 104. Avertical insulation trench 120 extends through theepitaxial layer 108 to thesubstrate layer 104. Asource region 110 and abody contact region 112 are positioned contacting theepitaxial region 108.Gate electrodes 114 are positioned above theepitaxial layer 108, separated by agate oxide layer 126. A lightly-dopeddiffusion 128 is self-aligned with thegate electrode 114 and adjoins thevertical insulation trench 120. Ashield electrode 124 is positioned above thevertical insulation trench 120. Thegate electrodes 114 and theshield electrode 124 are positioned within asurface insulation layer 122. Atrench contact metal 182 connects thesource region 110 and thebody contact region 112 and thesource contact metal 188. -
FIG. 16(a) shows an embodiment of a frontside-contacted structure that is somewhat similar to that ofFIG. 5 , except that thedrain connection 102′ is now located on the frontside of the device.Drain connection 102′ is connected to theN+ substrate 104 through theN+ sinker region 105. Anoptional backside metallization 109 can be used to reduce substrate resistance. In the on-state electron current flows from thesource terminal 103 to thedrain terminal 102′ through the MOS channel, theNLDD layer 128, the inversion layer along the trench side walls formed due to the permanent positive charge, the N-buriedlayer 104 and theN+ sinker 105. - Such a frontside-contacted device has the advantage of being amenable to integration with other components such CMOS, Bipolar, or JFET transistors, diodes, resistors and capacitors in a monolithic Integrated Circuit (IC).
-
FIG. 16(b) shows another embodiment of a frontside-contacted structure. This example is somewhat similar to that ofFIG. 16(a) , except that theN+ substrate 104 has been replaced by an N-buriedlayer 104′ formed on a p-type substrate 107. Here too thedrain contact 102′ is on the surface, so that the N+ buriedlayer 104′ is contacted through, for example, a deepN+ sinker region 105. -
FIG. 17(a) depicts another embodiment of a frontside-contacted structure. This example too is somewhat similar to that shown inFIG. 16(a) , except that this embodiment includes an extended n-layer NLDD 128′ positioned along the trench side walls. TheNLDD layer 128′ can be used in combination withpermanent charge 118 or completely withoutpermanent charge 118. -
FIG. 17(b) depicts an embodiment of a quasi-vertical structure which is somewhat similar to that shown inFIG. 16(b) , but which also includes a p-layer NLDD 128′ positioned along the trench side walls. TheNLDD layer 128′ can be used in combination withpermanent charge 118 or completely withoutpermanent charge 118. -
FIG. 18 shows an example of an integrated power device. The example shown is a DC-DC converter. This device contains two large power device arrays as described above:Device array 1820 is the low-side switch, which pulls the common output terminal towards the lower supply voltage, anddevice array 1810 is the high-side switch, which pulls the common output terminal toward the higher supply voltage. In this example, both switches use device technology as shown e.g. inFIG. 16b or 17 b above. The device structures of 1810 and 1820 can be the same or different. - Each of the switches is operated by a respective driver circuit. The high-side (HS)
driver stage 1812 provides the required drive current and bias point for theHS switch 1810, and low-side (LS)driver circuit 1822 provides the required drive current and bias point for theLS switch 1820. - The pulse-width-modulation (“PWM”)
circuitry 1830 is a lower-voltage circuit, which provides width-modulated pulse trains to the driver stages 1812 and 1822. Thus, for example, the PWM circuitry can include a comparator which sees the difference between a fed-back voltage and a commanded voltage, and changes the pulse train fed to one of the driver stages accordingly. (Typically common-mode conduction is avoided, so only one of the switch stages is driven at any one instant.) - According to various embodiments, there is provided: a vertical power device comprising: an insulated trench containing insulation material; a surface insulation layer including a gate electrode; a body region positioned so that a voltage bias applied to the gate electrode will cause an inversion layer in said body region; permanent electrostatic charges in said trench insulation material; and a conductive shield layer positioned within said surface insulation layer above said insulated trench.
- According to various embodiments, there is provided: a vertical semiconductor device comprising: an insulated trench containing insulation material; a surface insulation layer containing at least two gate electrodes; a body region positioned so that a voltage bias applied to one of the gate electrodes will cause an inversion layer in said body region; and permanent electrostatic charges in said insulation trench; and lightly doped regions overlapping said gate electrodes.
- According to various embodiments, there is provided: a vertical semiconductor device comprising: an insulated trench containing insulation material; a surface insulation layer containing at least two gate electrodes; a body region positioned so that a voltage bias applied to one of the gate electrodes will cause an inversion layer in said body region; permanent electrostatic charges in said insulation material; and a conductive shield layer positioned between said gate electrodes within said surface insulation layer.
- According to various embodiments, there is provided: a lateral trench semiconductor device comprising: a gate electrode positioned above a body region such that a voltage bias applied to said gate electrode causes an inversion layer in said body region; an insulated trench including permanent electrostatic charges at a boundary between said insulated trench and semiconductor material having a first conductivity type, such that the permanent charge causes an inversion layer in said semiconductor material; and a punch-through layer having said first conductivity type and positioned between said body region and said insulated trench.
- According to various embodiments, there is provided: a planar trench semiconductor device comprising: at least two gate electrode positioned above body regions such that a voltage bias applied to a gate electrode causes an inversion layer in a body region; an insulated trench including permanent electrostatic charges at a boundary between said insulated trench and semiconductor material having a polarity type, such that the permanent electrostatic charge causes an inversion layer in said semiconductor material; a punch-through layer having said first conductivity type and positioned between a body region and said insulated trench; and a conductive shield layer positioned between said gate electrodes.
- According to various embodiments, there is provided: a method for operating a vertical semiconductor device, comprising: gating emission of first-type majority carriers from a source region using a control gate; and routing said majority carriers through an induced drain extension in a second-type semiconductor volume; said induced drain extension comprising an excess of said first-type carriers along the face of a dielectric trench in contact with said semiconductor volume, said dielectric having charge and its surface in contact with said semiconductor volume.
- According to various embodiments, there is provided: methods and systems for vertical power devices including an insulated trench containing insulation material and a surface insulation layer including a gate electrode. A body region is positioned so that a voltage bias applied to the gate electrode will cause an inversion layer in the body region. Permanent charges are included in said insulation material. A conductive shield layer is positioned within the surface insulation layer above the insulated trench.
- According to various embodiments, there is provided: a vertical power device comprising: an insulated trench having a sidewall; a gate electrode; a lightly doped diffusion layer adjacent to said sidewall of said insulated trench such that a voltage bias applied to the gate electrode can induce inversion in said lightly doped diffusion layer to thereby create a channel; permanent charge positioned near said sidewall; and a conductive shield layer which is positioned above said insulated trench, and not electrically connected to said gate.
- According to various embodiments, there is provided: a vertical device comprising: a source region; a body region separating said source region from a drain region; a gate electrode positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; and a lightly-doped diffusion in said body region along said vertical insulation trench.
- According to various embodiments, there is provided: a vertical device comprising: a source region; a body region separating said source region from a drain region; a gate electrode positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; permanent charge positioned along an exterior edge of said vertical insulation trench, and a lightly-doped diffusion in said body region along said vertical insulation trench.
- According to various embodiments, there is provided: a vertical device comprising: a source region; a body region separating said source region from a drift region, said drift region adjoining a drain region; a gate electrode positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; and a lightly-doped diffusion in said body region along said vertical insulation trench.
- According to various embodiments, there is provided: a vertical device comprising: source regions; body regions separating said source regions from drain regions; gate electrodes positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; a shield electrode between said gate electrodes and above said vertical insulation trench; and a lightly-doped diffusion in said body region along said vertical insulation trench.
- According to various embodiments, there is provided: a vertical device comprising: source regions; body regions separating said source regions from drain regions; gate electrodes positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; a shield electrode between said gate electrodes and above said vertical insulation trench; and a lightly-doped diffusion in said body region along said vertical insulation trench.
- According to various embodiments, there is provided: A vertical device comprising: source regions; body regions separating said source regions from drain regions; gate electrodes positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; a shield electrode between said gate electrodes and extending into said vertical insulation trench; and a lightly-doped diffusion in said body region along said vertical insulation trench.
- According to various embodiments, there is provided: a vertical device comprising: source regions; body regions separating said source regions from drain regions; gate electrodes positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; a shield electrode within said vertical insulation trench; and a lightly-doped diffusion in said body region along said vertical insulation trench.
- According to various embodiments, there is provided: a vertical device comprising: source regions; body regions separating said source regions from drain regions; gate electrodes positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; a shield electrode within said vertical insulation trench; and a lightly-doped diffusion in said body region along said vertical insulation trench.
- According to various embodiments, there is provided: a vertical device comprising: a source region; a body region separating said source region from a drain region; a body contact region adjoining said body region and said source region; a gate electrode positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; a lightly-doped diffusion in said body region along said vertical insulation trench; and a punch-through diffusion between the source region and the lightly-doped diffusion, wherein said punch-through diffusion adjoins said body contact region.
- According to various embodiments, there is provided: A vertical device comprising: source regions; body regions separating said source regions from drain regions; gate electrodes positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; a shield plug between said gate electrodes and above said vertical insulation trench; and a lightly-doped diffusion in said body region along said vertical insulation trench.
- According to various embodiments, there is provided: a vertical device comprising: source regions; body regions separating said source regions from drain regions; gate electrodes positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; a shield plug between said gate electrodes and extending into said vertical insulation trench; and a lightly-doped diffusion in said body region along said vertical insulation trench.
- According to various embodiments, there is provided: a vertical device comprising: source regions; body regions separating said source regions from drain regions; gate electrodes positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region; a vertical insulation trench through said body region; a shield plug between said gate electrodes and above said vertical insulation trench; a shield electrode within said vertical insulation trench; and a lightly-doped diffusion in said body region along said vertical insulation trench.
- According to various embodiments, there is provided: a method of fabricating a vertical device, comprising: depositing an epitaxial layer on a substrate layer; etching a trench in said epitaxial layer; depositing an oxide layer within said trench; implanting permanent charges within said oxide layer; filling said trench with dielectric material; growing a gate oxide layer; and implanting doped diffusions along said trench.
- According to various embodiments, there is provided: a method of fabricating a vertical device, comprising: depositing an epitaxial layer on a substrate layer; etching a trench in said epitaxial layer; depositing an oxide layer within said trench; implanting permanent charges within said oxide layer; filling said trench with dielectric material; growing a gate oxide layer; etching contact trenches in said epitaxial layer; and implanting doped diffusions along said trench.
- According to various embodiments, there is provided: an integrated circuit, comprising: at least one power device, which includes a MOS-gated lateral channel structure, near a frontside of the device, merged with a substantially vertical drift conduction path which lies along the sidewall of a trench, which includes a conductive shield near the top of said trench, which includes a lateral conductor beneath said drift conduction path, and which also includes a connection to said lateral conductor from the frontside of the device; and a plurality of integrated circuit components, integrated with said power device on a common substrate, and connected with said power device to provide joint functionality; wherein said MOS-gate lateral channel structure includes at least some device elements which are also present in ones of said integrated circuit components.
- As will be recognized by those skilled in the art, the innovative concepts described in the present application can be modified and varied over a tremendous range of applications, and accordingly the scope of patented subject matter is not limited by any of the specific exemplary teachings given. It is intended to embrace all such alternatives, modifications and variations that fall within the spirit and broad scope of the appended claims.
- It should be noted that the specific electrical characteristics of devices fabricated using the methods described in this disclosure depend on a number of factors including the thickness of the layers, their doping levels, the materials being used, the geometry of the layout, etc. One of ordinary skill in the art will realize that simulation, experimentation, or a combination thereof can be used to determine the design parameters needed to operate as intended.
- While the figures shown in this disclosure are qualitatively correct, the geometries used in practice may differ and should not be considered a limitation in any way. It is understood by those of ordinary skill in the art that the actual cell layout such as stripe, cellular (square, rectangular, hexagonal, etc.) will vary depending on the specifics of the implementation and any depictions illustrated herein should not be considered a limitation in any way.
- While only n-channel MOSFETs are shown here, p-channel MOSFETs are realizable with this invention simply by changing the polarity of the permanent charge and swapping n-type and p-type regions in any of the figures. This is well known to those of ordinary skill in the art.
- While only n-channel MOSFETs are shown here, the disclosed inventions can also be applied to other devices such as IGBTs.
- The semiconductor material has been generally referred to above as “silicon,” but other semiconductor materials can be used instead. One obvious example is Si0.9Ge0.1, but many others are possible.
- It should be noted in the above drawings the positive permanent charge was drawn for illustration purpose only. It is understood that the charge can be in the dielectric (oxide), at the interface between the silicon and oxide, inside the silicon layer, or a combination of all these cases.
- While described as discrete devices, the embodiments could be realized as integrated devices, in particular with the use of an N+ buried and heavily doped N+ deep diffusion (sinker) layers.
- It is also understood that numerous combinations of the above embodiments can be realized.
- It is understood by those of ordinary skill in the art that other variations to the above embodiments can be realized using other known termination techniques.
- It should be noted that the term “MOS” is commonly used in semiconductor physics to refer to a variety of structures where a conductive plate is separated from a semiconductor material by a thin nonconductive layer. The nonconductive layer can be a grown oxide (such as silicon dioxide), or can be a thin layer of another dielectric. The conductive layer can be a metal layer such as tungsten, or can be (for just one example) heavily doped polycrystalline semiconductor material.
- The following U.S. applications may contain additional information and alternative modifications, and all are hereby incorporated by reference: Ser. No. 11/971,096 (US2008-0191307); Ser. No. 11/971,123 (US2008-0164516); Ser. No. 11/971,139 (US2008-0164518); Ser. No. 11/971,152 (US2008-0164520); Ser. No. 11/971,169 (US2008-0166845); Ser. No. 12/367,716 (US2009-0206913); Ser. No. 12/368,399 (US2009-0206924); Ser. Nos. 12/369,385; 12/391,450; 12/392,131; 12/394,107; 12/418,808; 12/431,005; 12/431,852; 12/432,917; and 12/545,808. These generally have common assignee and overlapping inventorship with the present application, as well as direct or indirect copendency, none are admitted to be prior art. All of these are hereby incorporated by reference herein for all purposes.
- None of the description in the present application should be read as implying that any particular element, step, or function is an essential element which must be included in the claim scope: THE SCOPE OF PATENTED SUBJECT MATTER IS DEFINED ONLY BY THE ALLOWED CLAIMS. Moreover, none of these claims are intended to invoke paragraph six of 35
USC section 112 unless the exact words “means for” are followed by a participle. - The claims as filed are intended to be as comprehensive as possible, and NO subject matter is intentionally relinquished, dedicated, or abandoned.
Claims (17)
1-46. (canceled)
47. A vertical device comprising:
a source region;
a body region separating said source region from a drift region, said drift region adjoining a drain region;
a gate electrode positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region;
a vertical insulation trench through said body region; and
a lightly-doped diffusion in said body region along the sidewalls of said vertical insulation trench.
48. The vertical device of claim 47 , further comprising permanent charge positioned along an exterior edge within said vertical insulation trench.
49. The vertical device of claim 47 , wherein said vertical insulation trench is positioned between two gate electrodes and further comprising a shield electrode between said gate electrodes and above said vertical insulation trench.
50. The vertical device of claim 47 , wherein said body region includes a punch-through diffusion between the source region and the lightly-doped diffusion.
51. The vertical device of claim 47 , wherein said gate electrode includes a silicide layer.
52. A vertical device comprising:
source regions;
body regions separating said source regions from drain regions;
gate electrodes positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region;
a vertical insulation trench through said body region;
a shield electrode between said gate electrodes and above said vertical insulation trench; and
a lightly-doped diffusion in said body region along the sidewalls of said vertical insulation trench.
53. The vertical device of claim 52 , further comprising permanent charge positioned along an exterior edge within said vertical insulation trench.
54. The vertical device of claim 52 , wherein shield electrode is narrower than said vertical insulation trench.
55. The vertical device of claim 52 , wherein said body region includes a punch-through diffusion between the source region and the lightly-doped diffusion.
56. The vertical device of claim 52 , wherein said gate electrode includes a silicide layer.
57. A vertical device comprising:
source regions;
body regions separating said source regions from drain regions;
gate electrodes positioned such that when a voltage bias is applied to said gate electrode, an inversion region is induced in said body region;
a vertical insulation trench through said body region;
a shield electrode between said gate electrodes and extending into said vertical insulation trench; and
a lightly-doped diffusion in said body region along the sidewalls of said vertical insulation trench.
58. The vertical device of claim 57 , further comprising permanent electrostatic charge positioned along an exterior edge within said vertical insulation trench.
59. The vertical device of claim 57 , wherein shield electrode is narrower than said vertical insulation trench.
60. The vertical device of claim 57 , wherein said body region includes a punch-through diffusion between the source region and the lightly-doped diffusion.
61. The vertical device of claim 57 , wherein said gate electrode includes a silicide layer.
62-105. (canceled)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/013,376 US20190115464A1 (en) | 2008-12-01 | 2018-06-20 | MOS-Gated Power Devices, Methods, and Integrated Circuits |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11866408P | 2008-12-01 | 2008-12-01 | |
US12279408P | 2008-12-16 | 2008-12-16 | |
US12/626,589 US8378416B2 (en) | 2008-12-01 | 2009-11-25 | MOS-gated power devices, methods, and integrated circuits |
US13/735,506 US8957473B2 (en) | 2008-12-01 | 2013-01-07 | MOS-gated power devices, methods, and integrated circuits |
US14/603,181 US10014404B2 (en) | 2008-12-01 | 2015-01-22 | MOS-gated power devices, methods, and integrated circuits |
US16/013,376 US20190115464A1 (en) | 2008-12-01 | 2018-06-20 | MOS-Gated Power Devices, Methods, and Integrated Circuits |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/603,181 Continuation US10014404B2 (en) | 2008-12-01 | 2015-01-22 | MOS-gated power devices, methods, and integrated circuits |
Publications (1)
Publication Number | Publication Date |
---|---|
US20190115464A1 true US20190115464A1 (en) | 2019-04-18 |
Family
ID=42233798
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/626,589 Active 2030-03-11 US8378416B2 (en) | 2008-12-01 | 2009-11-25 | MOS-gated power devices, methods, and integrated circuits |
US12/626,523 Active 2030-04-10 US8304329B2 (en) | 2008-12-01 | 2009-11-25 | Power device structures and methods |
US13/735,506 Active US8957473B2 (en) | 2008-12-01 | 2013-01-07 | MOS-gated power devices, methods, and integrated circuits |
US14/603,181 Active US10014404B2 (en) | 2008-12-01 | 2015-01-22 | MOS-gated power devices, methods, and integrated circuits |
US16/013,376 Abandoned US20190115464A1 (en) | 2008-12-01 | 2018-06-20 | MOS-Gated Power Devices, Methods, and Integrated Circuits |
Family Applications Before (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/626,589 Active 2030-03-11 US8378416B2 (en) | 2008-12-01 | 2009-11-25 | MOS-gated power devices, methods, and integrated circuits |
US12/626,523 Active 2030-04-10 US8304329B2 (en) | 2008-12-01 | 2009-11-25 | Power device structures and methods |
US13/735,506 Active US8957473B2 (en) | 2008-12-01 | 2013-01-07 | MOS-gated power devices, methods, and integrated circuits |
US14/603,181 Active US10014404B2 (en) | 2008-12-01 | 2015-01-22 | MOS-gated power devices, methods, and integrated circuits |
Country Status (2)
Country | Link |
---|---|
US (5) | US8378416B2 (en) |
WO (2) | WO2010065428A2 (en) |
Families Citing this family (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8198678B2 (en) | 2009-12-09 | 2012-06-12 | Infineon Technologies Austria Ag | Semiconductor device with improved on-resistance |
WO2011087994A2 (en) * | 2010-01-12 | 2011-07-21 | Maxpower Semiconductor Inc. | Devices, components and methods combining trench field plates with immobile electrostatic charge |
US8378392B2 (en) * | 2010-04-07 | 2013-02-19 | Force Mos Technology Co., Ltd. | Trench MOSFET with body region having concave-arc shape |
US8390060B2 (en) | 2010-07-06 | 2013-03-05 | Maxpower Semiconductor, Inc. | Power semiconductor devices, structures, and related methods |
CN102637722B (en) * | 2011-02-12 | 2016-10-19 | 飞思卡尔半导体公司 | Semiconductor device and its related production |
KR101801406B1 (en) * | 2011-02-12 | 2017-11-24 | 엔엑스피 유에스에이, 인코포레이티드 | Semiconductor device and related fabrication methods |
BR112013026489A2 (en) * | 2011-04-14 | 2016-12-27 | Sage Wise 66 Pty Ltd | electrical flow path, conductor, circuit, electronic device, and lateral electrical flow path |
US9112024B2 (en) * | 2011-05-17 | 2015-08-18 | Toyota Jidosha Kabushiki Kaisha | Semiconductor device |
US8643135B2 (en) * | 2011-05-31 | 2014-02-04 | Alpha And Omega Semiconductor Incorporated | Edge termination configurations for high voltage semiconductor power devices |
US9171917B2 (en) * | 2011-05-31 | 2015-10-27 | Alpha And Omega Semiconductor Incorporated | Edge termination configurations for high voltage semiconductor power devices |
JP2013042117A (en) * | 2011-07-15 | 2013-02-28 | Semiconductor Energy Lab Co Ltd | Semiconductor device |
CN102412266B (en) * | 2011-10-13 | 2014-12-10 | 上海华虹宏力半导体制造有限公司 | Power device structure capable of improving safety operation region (SOA) capacity and manufacturing method |
US20130113038A1 (en) * | 2011-11-08 | 2013-05-09 | Feei Cherng Enterprise Co., Ltd. | Trench mosfet with split trenched gate structures in cell corners for gate charge reduction |
US9024379B2 (en) | 2012-02-13 | 2015-05-05 | Maxpower Semiconductor Inc. | Trench transistors and methods with low-voltage-drop shunt to body diode |
US9099519B2 (en) * | 2012-05-23 | 2015-08-04 | Great Wall Semiconductor Corporation | Semiconductor device and method of forming junction enhanced trench power MOSFET |
US20140159149A1 (en) * | 2012-12-12 | 2014-06-12 | Force Mos Technology Co., Ltd. | Short channel trench mosfets |
CN104716186B (en) * | 2014-01-16 | 2017-10-03 | 黎茂林 | Planar field effect transistor, method of manufacturing the same, and charge retention |
US9570542B2 (en) | 2014-04-01 | 2017-02-14 | Infineon Technologies Ag | Semiconductor device including a vertical edge termination structure and method of manufacturing |
US9263432B2 (en) * | 2014-05-06 | 2016-02-16 | Macronix International Co., Ltd. | High voltage semiconductor device and method for manufacturing the same |
US9525035B2 (en) * | 2014-12-08 | 2016-12-20 | Texas Instruments Incorporated | Vertical high-voltage MOS transistor and method of forming the same |
DE112015005397B4 (en) * | 2015-01-19 | 2022-06-09 | Hitachi, Ltd. | Semiconductor device, method of manufacturing the same, power converter, three-phase motor system, automobile and railway vehicle |
US9711635B1 (en) | 2016-03-23 | 2017-07-18 | Sanken Electric Co., Ltd. | Semiconductor device |
US10211326B2 (en) * | 2016-03-31 | 2019-02-19 | Stmicroelectronics (Tours) Sas | Vertical power component |
US10096681B2 (en) | 2016-05-23 | 2018-10-09 | General Electric Company | Electric field shielding in silicon carbide metal-oxide-semiconductor (MOS) device cells |
US11056581B2 (en) * | 2017-08-21 | 2021-07-06 | Semiconductor Components Industries, Llc | Trench-gate insulated-gate bipolar transistors |
CN108565289A (en) * | 2018-06-26 | 2018-09-21 | 南京方旭智芯微电子科技有限公司 | The manufacturing method of superjunction field-effect tube and superjunction field-effect tube |
JP7075876B2 (en) | 2018-12-25 | 2022-05-26 | 株式会社日立製作所 | Silicon Carbide Semiconductor Equipment, Power Conversion Equipment, 3-Phase Motor Systems, Automobiles and Rail Vehicles |
US11271100B2 (en) * | 2019-10-15 | 2022-03-08 | Infineon Technologies Austria Ag | Narrow semiconductor mesa device |
CN111129152B (en) * | 2019-12-17 | 2023-09-26 | 杭州芯迈半导体技术有限公司 | Trench MOSFET structure and manufacturing method thereof |
CN113013036B (en) * | 2019-12-20 | 2023-03-14 | 上海新微技术研发中心有限公司 | Method for manufacturing silicon carbide semiconductor device |
JP7270575B2 (en) * | 2020-04-15 | 2023-05-10 | 株式会社東芝 | semiconductor equipment |
CN112349785B (en) * | 2020-11-06 | 2022-02-08 | 中国电子科技集团公司第二十四研究所 | Resistance field plate conductance modulation field effect MOS device and preparation method thereof |
US11616123B2 (en) * | 2021-02-12 | 2023-03-28 | Alpha And Omega Semiconductor International Lp | Enhancement on-state power semiconductor device characteristics utilizing new cell geometries |
Family Cites Families (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01185936A (en) | 1988-01-21 | 1989-07-25 | Fujitsu Ltd | Semiconductor device |
US4904609A (en) * | 1988-05-06 | 1990-02-27 | General Electric Company | Method of making symmetrical blocking high voltage breakdown semiconductor device |
US5296392A (en) * | 1990-03-06 | 1994-03-22 | Digital Equipment Corporation | Method of forming trench isolated regions with sidewall doping |
US5282018A (en) | 1991-01-09 | 1994-01-25 | Kabushiki Kaisha Toshiba | Power semiconductor device having gate structure in trench |
JP3307785B2 (en) | 1994-12-13 | 2002-07-24 | 三菱電機株式会社 | Insulated gate semiconductor device |
US5591655A (en) * | 1995-02-28 | 1997-01-07 | Sgs-Thomson Microelectronics, Inc. | Process for manufacturing a vertical switched-emitter structure with improved lateral isolation |
US5637898A (en) | 1995-12-22 | 1997-06-10 | North Carolina State University | Vertical field effect transistors having improved breakdown voltage capability and low on-state resistance |
US5811347A (en) * | 1996-04-29 | 1998-09-22 | Advanced Micro Devices, Inc. | Nitrogenated trench liner for improved shallow trench isolation |
JPH10256550A (en) | 1997-01-09 | 1998-09-25 | Toshiba Corp | Semiconductor device |
JP3938964B2 (en) | 1997-02-10 | 2007-06-27 | 三菱電機株式会社 | High voltage semiconductor device and manufacturing method thereof |
JP3191747B2 (en) | 1997-11-13 | 2001-07-23 | 富士電機株式会社 | MOS type semiconductor device |
US6069372A (en) | 1998-01-22 | 2000-05-30 | Mitsubishi Denki Kabushiki Kaisha | Insulated gate type semiconductor device with potential detection gate for overvoltage protection |
KR100295063B1 (en) | 1998-06-30 | 2001-08-07 | 김덕중 | Power semiconductor device having trench gate structure and method for fabricating thereof |
GB9815021D0 (en) | 1998-07-11 | 1998-09-09 | Koninkl Philips Electronics Nv | Semiconductor power device manufacture |
US5998833A (en) | 1998-10-26 | 1999-12-07 | North Carolina State University | Power semiconductor devices having improved high frequency switching and breakdown characteristics |
US6191447B1 (en) | 1999-05-28 | 2001-02-20 | Micro-Ohm Corporation | Power semiconductor devices that utilize tapered trench-based insulating regions to improve electric field profiles in highly doped drift region mesas and methods of forming same |
US6376878B1 (en) * | 2000-02-11 | 2002-04-23 | Fairchild Semiconductor Corporation | MOS-gated devices with alternating zones of conductivity |
JP4363736B2 (en) | 2000-03-01 | 2009-11-11 | 新電元工業株式会社 | Transistor and manufacturing method thereof |
US6541820B1 (en) | 2000-03-28 | 2003-04-01 | International Rectifier Corporation | Low voltage planar power MOSFET with serpentine gate pattern |
JP2003533889A (en) | 2000-05-13 | 2003-11-11 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | Trench gate semiconductor device |
US6509233B2 (en) * | 2000-10-13 | 2003-01-21 | Siliconix Incorporated | Method of making trench-gated MOSFET having cesium gate oxide layer |
US6525372B2 (en) | 2000-11-16 | 2003-02-25 | Silicon Wireless Corporation | Vertical power devices having insulated source electrodes in discontinuous deep trenches |
US6870220B2 (en) * | 2002-08-23 | 2005-03-22 | Fairchild Semiconductor Corporation | Method and apparatus for improved MOS gating to reduce miller capacitance and switching losses |
US6710403B2 (en) | 2002-07-30 | 2004-03-23 | Fairchild Semiconductor Corporation | Dual trench power MOSFET |
US6803626B2 (en) * | 2002-07-18 | 2004-10-12 | Fairchild Semiconductor Corporation | Vertical charge control semiconductor device |
US7345342B2 (en) * | 2001-01-30 | 2008-03-18 | Fairchild Semiconductor Corporation | Power semiconductor devices and methods of manufacture |
DE10221808B4 (en) * | 2001-05-18 | 2010-01-07 | Fuji Electric Co., Ltd., Kawasaki | Method for producing a lateral MOSFET |
US20020179968A1 (en) | 2001-05-30 | 2002-12-05 | Frank Pfirsch | Power semiconductor component, compensation component, power transistor, and method for producing power semiconductor components |
CN1181559C (en) | 2001-11-21 | 2004-12-22 | 同济大学 | Voltage-withstanding layer consisting of high dielectric coefficient medium and semiconductor |
CN1237619C (en) | 2002-01-28 | 2006-01-18 | 三菱电机株式会社 | Semiconductor device |
US6686244B2 (en) | 2002-03-21 | 2004-02-03 | General Semiconductor, Inc. | Power semiconductor device having a voltage sustaining region that includes doped columns formed with a single ion implantation step |
US6677646B2 (en) * | 2002-04-05 | 2004-01-13 | International Business Machines Corporation | Method and structure of a disposable reversed spacer process for high performance recessed channel CMOS |
JP2005528796A (en) * | 2002-05-31 | 2005-09-22 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | Trench gate semiconductor device and manufacturing method |
DE10304654A1 (en) | 2003-02-05 | 2004-08-19 | Infineon Technologies Ag | Memory cell, memory cell arrangement and method for producing a memory cell |
US7348245B2 (en) * | 2003-04-28 | 2008-03-25 | Renesas Technology Corp. | Semiconductor device and a method of manufacturing the same |
US7652326B2 (en) * | 2003-05-20 | 2010-01-26 | Fairchild Semiconductor Corporation | Power semiconductor devices and methods of manufacture |
US7015104B1 (en) * | 2003-05-29 | 2006-03-21 | Third Dimension Semiconductor, Inc. | Technique for forming the deep doped columns in superjunction |
JP2005142481A (en) * | 2003-11-10 | 2005-06-02 | Nec Electronics Corp | Manufacturing method of semiconductor device |
US7535056B2 (en) | 2004-03-11 | 2009-05-19 | Yokogawa Electric Corporation | Semiconductor device having a low concentration layer formed outside a drift layer |
US7465986B2 (en) | 2004-08-27 | 2008-12-16 | International Rectifier Corporation | Power semiconductor device including insulated source electrodes inside trenches |
CN101542731B (en) * | 2005-05-26 | 2012-07-11 | 飞兆半导体公司 | Trench-gate field effect transistors and methods of forming the same |
DE112006001516T5 (en) * | 2005-06-10 | 2008-04-17 | Fairchild Semiconductor Corp. | Field effect transistor with charge balance |
TWI400757B (en) * | 2005-06-29 | 2013-07-01 | Fairchild Semiconductor | Methods for forming shielded gate field effect transistors |
US7790549B2 (en) * | 2008-08-20 | 2010-09-07 | Alpha & Omega Semiconductor, Ltd | Configurations and methods for manufacturing charge balanced devices |
EP1879229A1 (en) | 2006-07-13 | 2008-01-16 | STMicroelectronics S.r.l. | Improved ESD protection circuit |
US8476709B2 (en) | 2006-08-24 | 2013-07-02 | Infineon Technologies Ag | ESD protection device and method |
CN101641763B (en) * | 2007-01-09 | 2012-07-04 | 威力半导体有限公司 | Semiconductor device and method of manufacturing the same |
US7825465B2 (en) * | 2007-12-13 | 2010-11-02 | Fairchild Semiconductor Corporation | Structure and method for forming field effect transistor with low resistance channel region |
US7929321B2 (en) * | 2008-08-22 | 2011-04-19 | Force-Mos Technology Corp | Depletion mode trench MOSFET for improved efficiency of DC/DC converter applications |
US7960783B2 (en) * | 2008-08-25 | 2011-06-14 | Maxpower Semiconductor Inc. | Devices containing permanent charge |
US8330214B2 (en) * | 2009-05-28 | 2012-12-11 | Maxpower Semiconductor, Inc. | Power semiconductor device |
-
2009
- 2009-11-25 US US12/626,589 patent/US8378416B2/en active Active
- 2009-11-25 WO PCT/US2009/066000 patent/WO2010065428A2/en active Application Filing
- 2009-11-25 WO PCT/US2009/065995 patent/WO2010065427A2/en active Application Filing
- 2009-11-25 US US12/626,523 patent/US8304329B2/en active Active
-
2013
- 2013-01-07 US US13/735,506 patent/US8957473B2/en active Active
-
2015
- 2015-01-22 US US14/603,181 patent/US10014404B2/en active Active
-
2018
- 2018-06-20 US US16/013,376 patent/US20190115464A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
US20100219468A1 (en) | 2010-09-02 |
US20100219462A1 (en) | 2010-09-02 |
US20140117439A1 (en) | 2014-05-01 |
US8304329B2 (en) | 2012-11-06 |
WO2010065427A3 (en) | 2010-09-02 |
WO2010065428A3 (en) | 2010-09-10 |
US8957473B2 (en) | 2015-02-17 |
WO2010065428A2 (en) | 2010-06-10 |
WO2010065427A2 (en) | 2010-06-10 |
US8378416B2 (en) | 2013-02-19 |
US10014404B2 (en) | 2018-07-03 |
US20150214350A1 (en) | 2015-07-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20190115464A1 (en) | MOS-Gated Power Devices, Methods, and Integrated Circuits | |
US11888047B2 (en) | Lateral transistors and methods with low-voltage-drop shunt to body diode | |
US10020369B2 (en) | Dual channel trench LDMOS transistors with drain superjunction structure integrated therewith | |
US10157983B2 (en) | Vertical power MOS-gated device with high dopant concentration N-well below P-well and with floating P-islands | |
US7772668B2 (en) | Shielded gate trench FET with multiple channels | |
US9530883B2 (en) | Insulated gate semiconductor device having a shield electrode structure and method | |
US8816476B2 (en) | Through silicon via processing techniques for lateral double-diffused MOSFETS | |
CN110556388B (en) | Integrated power semiconductor device and manufacturing method thereof | |
US20040222488A1 (en) | High voltage n-ldmos transistors having shallow trench isolation region | |
EP2248159A2 (en) | Semiconductor device structures and related processes | |
CN110718546A (en) | Power MOSFET with integrated pseudo-Schottky diode in source contact trench | |
US9735244B2 (en) | Quasi-vertical structure having a sidewall implantation for high voltage MOS device and method of forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |