US20180315591A1 - Hetero-integration of iii-n material on silicon - Google Patents
Hetero-integration of iii-n material on silicon Download PDFInfo
- Publication number
- US20180315591A1 US20180315591A1 US16/014,210 US201816014210A US2018315591A1 US 20180315591 A1 US20180315591 A1 US 20180315591A1 US 201816014210 A US201816014210 A US 201816014210A US 2018315591 A1 US2018315591 A1 US 2018315591A1
- Authority
- US
- United States
- Prior art keywords
- trench
- iii
- recited
- layer
- crystal surface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000463 material Substances 0.000 title claims abstract description 68
- 229910052710 silicon Inorganic materials 0.000 title claims description 23
- 239000010703 silicon Substances 0.000 title claims description 23
- 239000000758 substrate Substances 0.000 claims abstract description 60
- 239000013078 crystal Substances 0.000 claims abstract description 30
- 125000006850 spacer group Chemical group 0.000 claims abstract description 30
- 229910021421 monocrystalline silicon Inorganic materials 0.000 claims abstract description 9
- 238000000034 method Methods 0.000 claims description 38
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 22
- 238000005530 etching Methods 0.000 claims description 13
- 238000000151 deposition Methods 0.000 claims description 6
- 239000002184 metal Substances 0.000 claims description 6
- 229910052751 metal Inorganic materials 0.000 claims description 6
- 150000004767 nitrides Chemical class 0.000 claims description 6
- 239000012212 insulator Substances 0.000 claims description 5
- 239000000376 reactant Substances 0.000 claims 2
- 230000008569 process Effects 0.000 description 11
- 235000012431 wafers Nutrition 0.000 description 9
- 238000013461 design Methods 0.000 description 6
- 150000001875 compounds Chemical class 0.000 description 5
- 238000012545 processing Methods 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000005336 cracking Methods 0.000 description 4
- 239000003989 dielectric material Substances 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 238000003860 storage Methods 0.000 description 3
- 229910002704 AlGaN Inorganic materials 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- -1 InGaAs includes Inx Chemical class 0.000 description 2
- 239000007795 chemical reaction product Substances 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 230000006911 nucleation Effects 0.000 description 2
- 238000010899 nucleation Methods 0.000 description 2
- 229910052697 platinum Inorganic materials 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 238000000231 atomic layer deposition Methods 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 239000002178 crystalline material Substances 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/0254—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/02428—Structure
- H01L21/0243—Surface structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/02433—Crystal orientation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02455—Group 13/15 materials
- H01L21/02458—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/02546—Arsenides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
- H01L29/045—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66522—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with an active layer made of a group 13/15 material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
Definitions
- the present invention relates to semiconductor devices and processing, and more particularly to devices and methods for forming III-V materials on a silicon based wafer while avoiding stress and cracking.
- Silicon remains more moderate in cost and can provide larger diameter substrates.
- lattice and thermal mismatch between Si and GaN is on the order of 50%. These mismatches can lead to cracking issues for regrown GaN on Si wafers.
- a hetero-integrated device includes a monocrystalline Si substrate and a trench formed in the substrate to expose a crystal surface at a bottom of the trench. Sidewall dielectric spacers are formed on sidewalls of the trench, and a III-V material layer is formed on the crystal surface at the bottom of the trench and is isolated from the sidewalls of the trench by the sidewall dielectric spacers.
- Another hetero-integrated device includes a monocrystalline Si substrate and a trench formed in the substrate to expose a (111) crystal surface at a bottom of the trench. Sidewall dielectric spacers are formed on sidewalls of the trench and remnants of an AN layer are reacted with the crystal surface at a bottom of the trench.
- a III-N electronic device is formed in the trench.
- the electronic device includes at least one GaN layer epitaxially formed on the crystal surface at the bottom of the trench and isolated from the sidewalls of the trench by the sidewall dielectric spacers.
- a method for forming a hetero-integrated device includes opening up a dielectric layer formed on a monocrystalline Si substrate; etching a trench in the substrate through the opening to expose a crystal surface at a bottom of the trench; depositing sidewall dielectric spacers on sidewalls of the trench; and growing at least one III-V material layer on the crystal surface at the bottom of the trench, the at least one III-V material layer being isolated from the sidewalls of the trench by the sidewall dielectric spacers.
- FIG. 1 is a cross-sectional view of a silicon substrate (e.g., bulk or SOI) having a dielectric layer formed thereon in accordance with the present principles;
- a silicon substrate e.g., bulk or SOI
- FIG. 2 is a cross-sectional view of the substrate of FIG. 1 showing the dielectric layer opened up to expose the silicon substrate in accordance with the present principles;
- FIG. 3 is a cross-sectional view of the substrate of FIG. 2 showing the silicon substrate etched through the opening to form a trench, the etch can stop after a depth is reached or after a desired crystal surface is exposed in accordance with the present principles;
- FIG. 4 is a cross-sectional view of the substrate of FIG. 3 showing sidewall dielectric spacers formed on sidewalls of the trench in accordance with the present principles;
- FIG. 5 is a cross-sectional view of the substrate of FIG. 4 showing a protection layer formed in the trench on a bottom surface, which is later removed, in accordance with the present principles;
- FIG. 6 is a cross-sectional view of the substrate of FIG. 5 showing the protection layer removed and III-V (III-N) materials grown from the Si surface in accordance with the present principles;
- FIG. 7 is a cross-sectional view of the substrate of FIG. 6 showing the III-V (III-N) materials grown from the Si surface forming a high electron mobility transistor (HEMT) in accordance with the present principles;
- FIG. 8 is a cross-sectional view of the substrate showing the III-V (III-N) materials forming a diode in accordance with the present principles.
- FIG. 9 is a block/flow diagram showing a method for forming a hetero-integrated device in accordance one illustrative embodiments.
- devices and methods are provided that form hetero-integrated devices using, e.g., III-V materials on a silicon based wafer.
- the present principles provide III-V devices that can be grown on a silicon based platform that do not suffer from cracking and strains associated with lattice mismatch.
- a silicon substrate is patterned to from one or more trenches in the Si substrate.
- a dielectric is formed on in the trench (e.g., an oxide or nitride).
- the III-V material is grown in the trench on a silicon-based substrate, which enables the formation of transistor structures (e.g., high electron mobility transistors (HEMT)), light emitting diodes, or other high performance electronic devices.
- transistor structures e.g., high electron mobility transistors (HEMT)
- HEMT high electron mobility transistors
- an oxide field region and an oxide sidewall spacer are employed to provide to crack-free GaN for HEMT structures as large as, e.g., 200 microns by 200 microns suitable for buck converters or other devices.
- a silicon-on-insulator (SOI) substrate may be employed.
- An oxide may be deposited on top for protection, and a deep etch into a Si ( 111 ) wafer (the semiconductor layer of the SOI) may be performed.
- the sidewall oxide (or nitride) may be formed to prevent nucleation of GaN or other III-V material from the sidewalls.
- This sidewall oxide prevents the III-V material from cracking and device using the sidewall oxide material are 100% crack-free, in all available dimensions, e.g., from 50 microns by 50 microns to 200 microns by 200 microns. Other dimensions are also contemplated.
- the present technology can be used for any III-V based devices and for integration of highly thermal mismatched substrates. While the present principles are applicable to III-V materials, the present principles are particularly useful with III-N (III-nitride) materials, and in particularly GaN, which has a number of features that are useful in device structures as well as device fabrication processes.
- III-N III-nitride
- a design for an integrated circuit chip may be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer may transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly.
- the stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer.
- the photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
- the resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- material compounds will be described in terms of listed elements, e.g., AN, InGaAs or GaN. These compounds include different proportions of the elements within the compound, e.g., InGaAs includes In x ,Ga y As 1-x-y , where x, y are less than or equal to 1, or GaN includes Ga x N 1-x , where x is less than or equal to 1, etc.
- other elements may be included in the compound, such as, e.g., AlInGaAs, and still function in accordance with the present principles.
- the compounds with additional elements will be referred to herein as alloys.
- any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B).
- such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C).
- This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
- a substrate 12 includes a silicon based substrate.
- the substrate 12 includes a monocrystalline silicon substrate.
- the monocrystalline silicon substrate 12 may include a planar (111) orientation Si substrate.
- the substrate 12 may include a bulk substrate or a silicon-on-insulator (SOI) substrate.
- a dielectric layer 14 is formed or deposited in the substrate 12 .
- the dielectric layer 14 may include an oxide and may be grown on the silicon of substrate 12 .
- layer 14 may be deposited by a deposition process, such as, e.g., chemical vapor deposition or other suitable process.
- the dielectric layer 14 may include a thickness of between about 50 nm to about 200 nm, more preferably about 100 nm.
- a patterning process may be employed to open up the dielectric layer 14 to form a recess or opening 16 .
- the patterning process may include the formation of a lithographically formed resist (not shown).
- the resist may be employed as a mask, or additional layers may be formed on the dielectric layer 14 and employed as a mask to etch, not only the dielectric layer but also the substrate 12 .
- the etch process may include a dry etch or a reactive ion etch (RIE). Other suitable etching and patterning processes may be employed.
- the etching process may be continued or may be adjusted to etch away the substrate 12 material in accordance with the opening 16 (or pattern) to form a trench 18 .
- the etching process continues until a Si (111) surface 20 is exposed for later forming III-V materials as will be described.
- the trench 18 may include a depth of between about 1 to 2 microns and in one embodiment the trench 18 has a depth of about 1.5 microns. The depth and the exposure of crystallographic surfaces may depend on the type of device and the application of the device to be fabricated.
- a conformal dielectric material is deposited to form spacers 22 .
- the dielectric material may be deposited to cover all surfaces and is then subjected to a RIE to remove the dielectric materials from horizontal surfaces to form spacers 22 and to clean the surface (field) 20 .
- the spacers 22 may include nitride, oxide, oxynitride or other suitable dielectric.
- the spacers 22 may include a thickness of between about 30 nm to about 100 nm, and more preferably about 70 nm thick, although other dimensions are contemplated.
- the spacers 22 cover all vertical surfaces of the trench 18 .
- a protection layer 24 is formed on the surface or field 20 to protect the Si surface 20 from the components of the III-V layers to be formed.
- the protection layer may include, e.g., AN (for a GaN layer to be formed).
- the protection layer 24 is then etched away from the surface 20 and spacers 22 , and/or polished away (or etched) from the dielectric layer 14 .
- the protection layer 24 is completely removed; however, the interaction and residue remaining on the surface 20 serves to protect the structure of surface 20 .
- the surface 20 is protected from Ga atoms and NH 3 , which are employed in the fabrication of GaN layers and devices.
- Other protection layer materials may be selected depending on the III-V material to be formed.
- a material 32 is grown on the field or surface 20 of the substrate 12 .
- the material may include GaN, GaAs, AlGaAs, InGaAs, AN, or other III-V materials and combinations thereof.
- the material 32 includes a III-N material, such as e.g., GaN, AlN, InN, AlGaN, etc.
- the material 32 is employed to form a transistor (e.g., HEMT), diode, (light emitting diode), laser or other device.
- the material 32 may form a GaN based HEMT and include multiple layers, such as, a AlGaN layer 26 , a GaN layer 28 and an undoped GaN layer 30 .
- Layer 26 may be about 30 nm in thickness and include a composition of Al 0.25 Ga 0.75 N.
- Layer 28 may include a doped GaN layer of about 500 nm in thickness, and layer 30 may include undoped GaN with a thickness of about 1 micron.
- Other structures and materials are also contemplated in accordance with the present principles.
- the layers 26 , 28 and 30 may be formed from GaN or GaN-based materials, other III-V materials and device structures may be employed.
- the III-V material layers ( 32 ) are grown from the surface 20 on substrate 12 within a dielectric walled trench ( 18 ). By providing the dielectric buffered walls, the present principles provide a significant reduction in stress/strain of the epitaxially grown material 32 .
- a HEMT structure 40 may be completed by forming source and drain contacts 34 and a gate metal 36 .
- the contacts 34 may be formed from one or more of, e.g., Ti, Au, Pt, Al, Ni, etc.
- the gate metal 36 may include, e.g., Pt, Au, Ni, etc.
- the gate metal 36 is formed on a gate dielectric 38 .
- the gate dielectric 38 may include a high-k dielectric (e.g., HfO 2 ), silicon oxide, etc.
- a diode 42 is formed in the trench ( 18 ).
- a structure of the diode 42 may include an n-doped GaN layer 44 having a contact 46 formed thereon.
- the diode 42 further includes a p-doped GaN layer 48 having a contact 50 formed thereon.
- a p-n junction 52 forms between the n-doped GaN layer 44 and the p-doped GaN layer 48 .
- the structures depicted may include additional layers or different layers in accordance with the particular design and application.
- the diode (or laser) 42 made in an multiple quantum well (MQW) structure at the junction 52 or the HEMT, diode, laser, etc. may include buffer layers, additional contacts, etc. as the case may be.
- MQW multiple quantum well
- the use of sidewalls when growing III-V or III-N materials on silicon resulted in crack-free device formation.
- the sidewall spacers in the trenches prevented the development of significant stress or strain between the silicon substrate and the III-N material being grown.
- GaN was grown on silicon in trenches in different device patterns.
- One pattern included device sizes of 200 microns by 100 microns.
- nitride spacers were formed on sidewalls, and the same device patterns were employed for growing GaN on silicon in trenches as described above. In device sizes 200 microns by 100 microns, 0 of 20 devices developed cracks. In device sizes 150 microns by 150 microns, 0 of 30 devices developed cracks.
- a method for forming a hetero-integrated device is illustrative shown.
- the functions noted in the blocks may occur out of the order noted in the figures.
- two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved.
- each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration can be implemented by special purpose hardware-based systems that perform the specified functions or acts or carry out combinations of special purpose hardware and computer instructions.
- a dielectric layer formed on a monocrystalline Si substrate is opened up.
- the opening may be etched using a patterned resist or other mask.
- the dielectric layer may include a grown oxide or a deposited oxide. Other dielectric materials may also be employed (e.g., silicon nitride).
- a trench is etched into the substrate through the opening to expose a crystal surface at a bottom of the trench.
- the dielectric layer may be employed as a mask to etch away the substrate.
- Other alternatives may include using the same mask employed for forming the opening in the dielectric layer, or forming a new mask to etch the substrate.
- the etch may include a reactive ion etch or a dry etch.
- the etching may stop after a depth of the trench has been reached, e.g., a timed etch or after a desired crystal plane (e.g., a (111) crystal surface at the bottom of the trench) has been exposed.
- the substrate may include etching the trench in a silicon layer of a silicon-on-insulator (SOI) substrate.
- SOI silicon-on-insulator
- sidewall dielectric spacers are formed on sidewalls of the trench. This may include a blanket conformal deposition of the spacer material and a reactive ion etch to remove the spacer material from horizontal surfaces leaving the spacer on vertical sidewalls.
- the spacers prevent III-V (e.g., GaN) nucleation on the sidewalls of the trench.
- the sidewall dielectric spacers may include a nitride or oxide material and may have a thickness of between about 30 nm and 100 nm.
- a protection layer may be deposited on the crystal surface, and removed.
- the protection layer adjusts the surface of the silicon to assist in protecting the silicon surface from crystal damage as a result of growth processes.
- Ga and NH 3 are employed to the GaN. These materials may cause damage to the exposed silicon surface.
- an AN protection layer may be employed to protect the surface against Ga and NH 3 .
- the AN layer conditions the surface such that remnants of the protection layer protect the crystal surface or at least reduce the damage that would otherwise occur. Reducing or eliminating surface damage improved the quality of the grown material (e.g., III-V material or more specifically III-N material).
- At least one crystalline material layer is grown on the crystal surface at the bottom of the trench.
- the material layer is isolated from the sidewalls of the trench by the sidewall dielectric spacers.
- the material preferably includes an epitaxially grown layer using e.g., molecular beam epitaxy (MBE) or metal organic chemical vapor deposition (MOCVD), although other processes may be employed, e.g., atomic layer deposition.
- MBE molecular beam epitaxy
- MOCVD metal organic chemical vapor deposition
- the material layer may be included in forming at least one of a transistor, a diode or a laser.
- the material layer includes III-V material and preferably III-N material.
- processing can continue to complete the device. This may include the formation of one or more contacts, gates structures, metallizations and connections, etc. The continued processing depends upon the type of structure being formed, among other things.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Recrystallisation Techniques (AREA)
- Junction Field-Effect Transistors (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
- This application is a Divisional Application of co-pending U.S. application Ser. No. 14/796,730, filed on Jul. 10, 2015, which claims priority to Provisional Application Ser. No. 62/024,503, filed on Jul. 15, 2014, both of which are incorporated herein by reference in their entirety.
- The present invention relates to semiconductor devices and processing, and more particularly to devices and methods for forming III-V materials on a silicon based wafer while avoiding stress and cracking.
- Many high frequency and high performance devices are employed using GaN and GaAs substrate materials. However, forming substrates from these materials tends to be more expensive than employing Si wafers and Si processing techniques. The cost of substrates becomes a bottleneck to the wide scale adoption of the substrate material for these high performance discrete devices. In addition, conventional substrates, such as sapphire and silicon carbide are expensive and have limited availability in larger diameters (i.e., these are typically limited to 4-inch substrates).
- Silicon remains more moderate in cost and can provide larger diameter substrates. However, lattice and thermal mismatch between Si and GaN is on the order of 50%. These mismatches can lead to cracking issues for regrown GaN on Si wafers.
- A hetero-integrated device includes a monocrystalline Si substrate and a trench formed in the substrate to expose a crystal surface at a bottom of the trench. Sidewall dielectric spacers are formed on sidewalls of the trench, and a III-V material layer is formed on the crystal surface at the bottom of the trench and is isolated from the sidewalls of the trench by the sidewall dielectric spacers.
- Another hetero-integrated device includes a monocrystalline Si substrate and a trench formed in the substrate to expose a (111) crystal surface at a bottom of the trench. Sidewall dielectric spacers are formed on sidewalls of the trench and remnants of an AN layer are reacted with the crystal surface at a bottom of the trench. A III-N electronic device is formed in the trench. The electronic device includes at least one GaN layer epitaxially formed on the crystal surface at the bottom of the trench and isolated from the sidewalls of the trench by the sidewall dielectric spacers.
- A method for forming a hetero-integrated device includes opening up a dielectric layer formed on a monocrystalline Si substrate; etching a trench in the substrate through the opening to expose a crystal surface at a bottom of the trench; depositing sidewall dielectric spacers on sidewalls of the trench; and growing at least one III-V material layer on the crystal surface at the bottom of the trench, the at least one III-V material layer being isolated from the sidewalls of the trench by the sidewall dielectric spacers.
- These and other features and advantages will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
- The disclosure will provide details in the following description of preferred embodiments with reference to the following figures wherein:
-
FIG. 1 is a cross-sectional view of a silicon substrate (e.g., bulk or SOI) having a dielectric layer formed thereon in accordance with the present principles; -
FIG. 2 is a cross-sectional view of the substrate ofFIG. 1 showing the dielectric layer opened up to expose the silicon substrate in accordance with the present principles; -
FIG. 3 is a cross-sectional view of the substrate ofFIG. 2 showing the silicon substrate etched through the opening to form a trench, the etch can stop after a depth is reached or after a desired crystal surface is exposed in accordance with the present principles; -
FIG. 4 is a cross-sectional view of the substrate ofFIG. 3 showing sidewall dielectric spacers formed on sidewalls of the trench in accordance with the present principles; -
FIG. 5 is a cross-sectional view of the substrate ofFIG. 4 showing a protection layer formed in the trench on a bottom surface, which is later removed, in accordance with the present principles; -
FIG. 6 is a cross-sectional view of the substrate ofFIG. 5 showing the protection layer removed and III-V (III-N) materials grown from the Si surface in accordance with the present principles; -
FIG. 7 is a cross-sectional view of the substrate ofFIG. 6 showing the III-V (III-N) materials grown from the Si surface forming a high electron mobility transistor (HEMT) in accordance with the present principles; -
FIG. 8 is a cross-sectional view of the substrate showing the III-V (III-N) materials forming a diode in accordance with the present principles; and -
FIG. 9 is a block/flow diagram showing a method for forming a hetero-integrated device in accordance one illustrative embodiments. - In accordance with the present principles, devices and methods are provided that form hetero-integrated devices using, e.g., III-V materials on a silicon based wafer. The present principles provide III-V devices that can be grown on a silicon based platform that do not suffer from cracking and strains associated with lattice mismatch. In one particularly useful embodiment, a silicon substrate is patterned to from one or more trenches in the Si substrate. A dielectric is formed on in the trench (e.g., an oxide or nitride). The III-V material is grown in the trench on a silicon-based substrate, which enables the formation of transistor structures (e.g., high electron mobility transistors (HEMT)), light emitting diodes, or other high performance electronic devices. Many of the benefits of Si are realized with the benefits of high performance III-V materials. In one embodiment, an oxide field region and an oxide sidewall spacer are employed to provide to crack-free GaN for HEMT structures as large as, e.g., 200 microns by 200 microns suitable for buck converters or other devices.
- In particularly useful embodiments, a silicon-on-insulator (SOI) substrate may be employed. An oxide may be deposited on top for protection, and a deep etch into a Si (111) wafer (the semiconductor layer of the SOI) may be performed. Then, the sidewall oxide (or nitride) may be formed to prevent nucleation of GaN or other III-V material from the sidewalls. This sidewall oxide prevents the III-V material from cracking and device using the sidewall oxide material are 100% crack-free, in all available dimensions, e.g., from 50 microns by 50 microns to 200 microns by 200 microns. Other dimensions are also contemplated.
- The present technology can be used for any III-V based devices and for integration of highly thermal mismatched substrates. While the present principles are applicable to III-V materials, the present principles are particularly useful with III-N (III-nitride) materials, and in particularly GaN, which has a number of features that are useful in device structures as well as device fabrication processes.
- It is to be understood that the present invention will be described in terms of a given illustrative architecture; however, other architectures, structures, substrate materials and process features and steps may be varied within the scope of the present invention.
- It will also be understood that when an element such as a layer, region or substrate is referred to as being “on” or “over” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
- A design for an integrated circuit chip may be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer may transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly. The stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer. The photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
- Methods as described herein may be used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- It should also be understood that material compounds will be described in terms of listed elements, e.g., AN, InGaAs or GaN. These compounds include different proportions of the elements within the compound, e.g., InGaAs includes Inx,GayAs1-x-y, where x, y are less than or equal to 1, or GaN includes GaxN1-x, where x is less than or equal to 1, etc. In addition, other elements may be included in the compound, such as, e.g., AlInGaAs, and still function in accordance with the present principles. The compounds with additional elements will be referred to herein as alloys.
- Reference in the specification to “one embodiment” or “an embodiment” of the present principles, as well as other variations thereof, means that a particular feature, structure, characteristic, and so forth described in connection with the embodiment is included in at least one embodiment of the present principles. Thus, the appearances of the phrase “in one embodiment” or “in an embodiment”, as well any other variations, appearing in various places throughout the specification are not necessarily all referring to the same embodiment.
- It is to be appreciated that the use of any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B). As a further example, in the cases of “A, B, and/or C” and “at least one of A, B, and C”, such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C). This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
- Referring now to the drawings in which like numerals represent the same or similar elements and initially to
FIG. 1 , asubstrate 12 includes a silicon based substrate. In a particularly useful embodiment, thesubstrate 12 includes a monocrystalline silicon substrate. Themonocrystalline silicon substrate 12 may include a planar (111) orientation Si substrate. Thesubstrate 12 may include a bulk substrate or a silicon-on-insulator (SOI) substrate. Adielectric layer 14 is formed or deposited in thesubstrate 12. Thedielectric layer 14 may include an oxide and may be grown on the silicon ofsubstrate 12. Alternatively,layer 14 may be deposited by a deposition process, such as, e.g., chemical vapor deposition or other suitable process. Thedielectric layer 14 may include a thickness of between about 50 nm to about 200 nm, more preferably about 100 nm. - Referring to
FIG. 2 , a patterning process may be employed to open up thedielectric layer 14 to form a recess oropening 16. The patterning process may include the formation of a lithographically formed resist (not shown). The resist may be employed as a mask, or additional layers may be formed on thedielectric layer 14 and employed as a mask to etch, not only the dielectric layer but also thesubstrate 12. The etch process may include a dry etch or a reactive ion etch (RIE). Other suitable etching and patterning processes may be employed. - Referring to
FIG. 3 , the etching process may be continued or may be adjusted to etch away thesubstrate 12 material in accordance with the opening 16 (or pattern) to form atrench 18. The etching process continues until a Si (111)surface 20 is exposed for later forming III-V materials as will be described. Thetrench 18 may include a depth of between about 1 to 2 microns and in one embodiment thetrench 18 has a depth of about 1.5 microns. The depth and the exposure of crystallographic surfaces may depend on the type of device and the application of the device to be fabricated. - Referring to
FIG. 4 , a conformal dielectric material is deposited to formspacers 22. The dielectric material may be deposited to cover all surfaces and is then subjected to a RIE to remove the dielectric materials from horizontal surfaces to formspacers 22 and to clean the surface (field) 20. Thespacers 22 may include nitride, oxide, oxynitride or other suitable dielectric. Thespacers 22 may include a thickness of between about 30 nm to about 100 nm, and more preferably about 70 nm thick, although other dimensions are contemplated. Thespacers 22 cover all vertical surfaces of thetrench 18. - Referring to
FIG. 5 , aprotection layer 24 is formed on the surface orfield 20 to protect theSi surface 20 from the components of the III-V layers to be formed. The protection layer may include, e.g., AN (for a GaN layer to be formed). Theprotection layer 24 is then etched away from thesurface 20 andspacers 22, and/or polished away (or etched) from thedielectric layer 14. Theprotection layer 24 is completely removed; however, the interaction and residue remaining on thesurface 20 serves to protect the structure ofsurface 20. In one example, thesurface 20 is protected from Ga atoms and NH3, which are employed in the fabrication of GaN layers and devices. Other protection layer materials may be selected depending on the III-V material to be formed. - Referring to
FIG. 6 , amaterial 32 is grown on the field orsurface 20 of thesubstrate 12. The material may include GaN, GaAs, AlGaAs, InGaAs, AN, or other III-V materials and combinations thereof. In particularly useful embodiments, thematerial 32 includes a III-N material, such as e.g., GaN, AlN, InN, AlGaN, etc. In one embodiment, thematerial 32 is employed to form a transistor (e.g., HEMT), diode, (light emitting diode), laser or other device. In one particularly useful embodiment, thematerial 32 may form a GaN based HEMT and include multiple layers, such as, aAlGaN layer 26, aGaN layer 28 and anundoped GaN layer 30.Layer 26 may be about 30 nm in thickness and include a composition of Al0.25Ga0.75N. Layer 28 may include a doped GaN layer of about 500 nm in thickness, andlayer 30 may include undoped GaN with a thickness of about 1 micron. Other structures and materials are also contemplated in accordance with the present principles. - It should be understood that while the
layers surface 20 onsubstrate 12 within a dielectric walled trench (18). By providing the dielectric buffered walls, the present principles provide a significant reduction in stress/strain of the epitaxially grownmaterial 32. - Referring to
FIG. 7 , aHEMT structure 40 may be completed by forming source anddrain contacts 34 and agate metal 36. Thecontacts 34 may be formed from one or more of, e.g., Ti, Au, Pt, Al, Ni, etc. Thegate metal 36 may include, e.g., Pt, Au, Ni, etc. Thegate metal 36 is formed on agate dielectric 38. Thegate dielectric 38 may include a high-k dielectric (e.g., HfO2), silicon oxide, etc. - Referring to
FIG. 8 , other structures may be formed as well. For example, in one embodiment, adiode 42 is formed in the trench (18). A structure of thediode 42 may include an n-dopedGaN layer 44 having acontact 46 formed thereon. Thediode 42 further includes a p-dopedGaN layer 48 having acontact 50 formed thereon. Ap-n junction 52 forms between the n-dopedGaN layer 44 and the p-dopedGaN layer 48. It should be understood that the structures depicted may include additional layers or different layers in accordance with the particular design and application. For example, the diode (or laser) 42 made in an multiple quantum well (MQW) structure at thejunction 52 or the HEMT, diode, laser, etc. may include buffer layers, additional contacts, etc. as the case may be. - In accordance with the present principles, the use of sidewalls when growing III-V or III-N materials on silicon, resulted in crack-free device formation. The sidewall spacers in the trenches prevented the development of significant stress or strain between the silicon substrate and the III-N material being grown.
- For example, in testing performed by the inventors, GaN was grown on silicon in trenches in different device patterns. One pattern included device sizes of 200 microns by 100 microns. For the 200 microns by 100 microns devices, 4 of 20 devices developed cracks. In device sizes 150 microns by 150 microns of another pattern, 3 of 30 devices developed cracks.
- In accordance with the present principles, nitride spacers were formed on sidewalls, and the same device patterns were employed for growing GaN on silicon in trenches as described above. In device sizes 200 microns by 100 microns, 0 of 20 devices developed cracks. In device sizes 150 microns by 150 microns, 0 of 30 devices developed cracks.
- Referring to
FIG. 9 , a method for forming a hetero-integrated device is illustrative shown. In some alternative implementations, the functions noted in the blocks may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. It will also be noted that each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration, can be implemented by special purpose hardware-based systems that perform the specified functions or acts or carry out combinations of special purpose hardware and computer instructions. - In
block 102, a dielectric layer formed on a monocrystalline Si substrate is opened up. The opening may be etched using a patterned resist or other mask. The dielectric layer may include a grown oxide or a deposited oxide. Other dielectric materials may also be employed (e.g., silicon nitride). Inblock 104, a trench is etched into the substrate through the opening to expose a crystal surface at a bottom of the trench. The dielectric layer may be employed as a mask to etch away the substrate. Other alternatives may include using the same mask employed for forming the opening in the dielectric layer, or forming a new mask to etch the substrate. The etch may include a reactive ion etch or a dry etch. The etching may stop after a depth of the trench has been reached, e.g., a timed etch or after a desired crystal plane (e.g., a (111) crystal surface at the bottom of the trench) has been exposed. The substrate may include etching the trench in a silicon layer of a silicon-on-insulator (SOI) substrate. - In
block 106, sidewall dielectric spacers are formed on sidewalls of the trench. This may include a blanket conformal deposition of the spacer material and a reactive ion etch to remove the spacer material from horizontal surfaces leaving the spacer on vertical sidewalls. The spacers prevent III-V (e.g., GaN) nucleation on the sidewalls of the trench. The sidewall dielectric spacers may include a nitride or oxide material and may have a thickness of between about 30 nm and 100 nm. - In
block 108, a protection layer may be deposited on the crystal surface, and removed. The protection layer adjusts the surface of the silicon to assist in protecting the silicon surface from crystal damage as a result of growth processes. For example, in forming GaN, Ga and NH3 are employed to the GaN. These materials may cause damage to the exposed silicon surface. To protect the surface against Ga and NH3, an AN protection layer may be employed. The AN layer conditions the surface such that remnants of the protection layer protect the crystal surface or at least reduce the damage that would otherwise occur. Reducing or eliminating surface damage improved the quality of the grown material (e.g., III-V material or more specifically III-N material). - In
block 110, at least one crystalline material layer is grown on the crystal surface at the bottom of the trench. The material layer is isolated from the sidewalls of the trench by the sidewall dielectric spacers. The material preferably includes an epitaxially grown layer using e.g., molecular beam epitaxy (MBE) or metal organic chemical vapor deposition (MOCVD), although other processes may be employed, e.g., atomic layer deposition. The material layer may be included in forming at least one of a transistor, a diode or a laser. The material layer includes III-V material and preferably III-N material. - In
block 112, processing can continue to complete the device. This may include the formation of one or more contacts, gates structures, metallizations and connections, etc. The continued processing depends upon the type of structure being formed, among other things. - Having described preferred embodiments for hetero-integration of III-N material on silicon (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments disclosed which are within the scope of the invention as outlined by the appended claims. Having thus described aspects of the invention, with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/014,210 US20180315591A1 (en) | 2014-07-15 | 2018-06-21 | Hetero-integration of iii-n material on silicon |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201462024503P | 2014-07-15 | 2014-07-15 | |
US14/796,730 US9601583B2 (en) | 2014-07-15 | 2015-07-10 | Hetero-integration of III-N material on silicon |
US15/377,409 US10056251B2 (en) | 2014-07-15 | 2016-12-13 | Hetero-integration of III-N material on silicon |
US16/014,210 US20180315591A1 (en) | 2014-07-15 | 2018-06-21 | Hetero-integration of iii-n material on silicon |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/377,409 Continuation US10056251B2 (en) | 2014-07-15 | 2016-12-13 | Hetero-integration of III-N material on silicon |
Publications (1)
Publication Number | Publication Date |
---|---|
US20180315591A1 true US20180315591A1 (en) | 2018-11-01 |
Family
ID=55075256
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/796,730 Expired - Fee Related US9601583B2 (en) | 2014-07-15 | 2015-07-10 | Hetero-integration of III-N material on silicon |
US15/377,409 Expired - Fee Related US10056251B2 (en) | 2014-07-15 | 2016-12-13 | Hetero-integration of III-N material on silicon |
US16/014,210 Abandoned US20180315591A1 (en) | 2014-07-15 | 2018-06-21 | Hetero-integration of iii-n material on silicon |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/796,730 Expired - Fee Related US9601583B2 (en) | 2014-07-15 | 2015-07-10 | Hetero-integration of III-N material on silicon |
US15/377,409 Expired - Fee Related US10056251B2 (en) | 2014-07-15 | 2016-12-13 | Hetero-integration of III-N material on silicon |
Country Status (1)
Country | Link |
---|---|
US (3) | US9601583B2 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10153300B2 (en) * | 2016-02-05 | 2018-12-11 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor device including a high-electron-mobility transistor (HEMT) and method for manufacturing the same |
US10475930B2 (en) * | 2016-08-17 | 2019-11-12 | Samsung Electronics Co., Ltd. | Method of forming crystalline oxides on III-V materials |
CN108010844B (en) * | 2017-11-16 | 2020-05-26 | 西安电子科技大学 | HEMT device and preparation method thereof |
TWI728364B (en) * | 2019-05-21 | 2021-05-21 | 國立陽明交通大學 | SEMICONDUCTOR STRUCTURE OF GaN EPITAXY IN HETEROINTEGRATION WITH Si SUBSTRATE AND METHOD OF MANUFACTURING THE SAME |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060019462A1 (en) * | 2004-07-23 | 2006-01-26 | International Business Machines Corporation | Patterned strained semiconductor substrate and device |
US20110108850A1 (en) * | 2009-10-30 | 2011-05-12 | Imec | Method of manufacturing an integrated semiconductor substrate structure |
US20150206796A1 (en) * | 2014-01-23 | 2015-07-23 | Sansaptak DASGUPTA | Iii-n devices in si trenches |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6265289B1 (en) * | 1998-06-10 | 2001-07-24 | North Carolina State University | Methods of fabricating gallium nitride semiconductor layers by lateral growth from sidewalls into trenches, and gallium nitride semiconductor structures fabricated thereby |
US6861326B2 (en) * | 2001-11-21 | 2005-03-01 | Micron Technology, Inc. | Methods of forming semiconductor circuitry |
US20040012037A1 (en) * | 2002-07-18 | 2004-01-22 | Motorola, Inc. | Hetero-integration of semiconductor materials on silicon |
EP2595175B1 (en) * | 2005-05-17 | 2019-04-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating a lattice-mismatched semiconductor structure with reduced dislocation defect densities |
US7399686B2 (en) * | 2005-09-01 | 2008-07-15 | International Business Machines Corporation | Method and apparatus for making coplanar dielectrically-isolated regions of different semiconductor materials on a substrate |
US7777250B2 (en) * | 2006-03-24 | 2010-08-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Lattice-mismatched semiconductor structures and related methods for device fabrication |
US7700420B2 (en) * | 2006-04-12 | 2010-04-20 | Freescale Semiconductor, Inc. | Integrated circuit with different channel materials for P and N channel transistors and method therefor |
US8173551B2 (en) * | 2006-09-07 | 2012-05-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Defect reduction using aspect ratio trapping |
US8530938B2 (en) | 2009-12-10 | 2013-09-10 | International Rectifier Corporation | Monolithic integrated composite group III-V and group IV semiconductor device and method for fabricating same |
US9666684B2 (en) | 2013-07-18 | 2017-05-30 | Globalfoundries Inc. | III-V semiconductor device having self-aligned contacts |
-
2015
- 2015-07-10 US US14/796,730 patent/US9601583B2/en not_active Expired - Fee Related
-
2016
- 2016-12-13 US US15/377,409 patent/US10056251B2/en not_active Expired - Fee Related
-
2018
- 2018-06-21 US US16/014,210 patent/US20180315591A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060019462A1 (en) * | 2004-07-23 | 2006-01-26 | International Business Machines Corporation | Patterned strained semiconductor substrate and device |
US20110108850A1 (en) * | 2009-10-30 | 2011-05-12 | Imec | Method of manufacturing an integrated semiconductor substrate structure |
US20150206796A1 (en) * | 2014-01-23 | 2015-07-23 | Sansaptak DASGUPTA | Iii-n devices in si trenches |
Also Published As
Publication number | Publication date |
---|---|
US9601583B2 (en) | 2017-03-21 |
US20170092483A1 (en) | 2017-03-30 |
US20160020283A1 (en) | 2016-01-21 |
US10056251B2 (en) | 2018-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10388522B2 (en) | Selective epitaxy using epitaxy-prevention layers | |
US10325910B2 (en) | Semiconductor device containing HEMT and MISFET and method of forming the same | |
US9876093B2 (en) | High electron mobility transistor and method of forming the same | |
KR101202497B1 (en) | Nitride-based transistors with a protective layer and a low-damage recess and methods of fabrication thereof | |
EP2602827B1 (en) | Enhancement mode III-nitride device and method for manufacturing thereof | |
US20180315591A1 (en) | Hetero-integration of iii-n material on silicon | |
US8723296B2 (en) | Stress compensation for large area gallium nitride or other nitride-based structures on semiconductor substrates | |
CN107667424B (en) | Heteroepitaxial structure with high temperature stable substrate interface material | |
US10115813B2 (en) | Semiconductor structure and method of forming the same | |
US11164939B2 (en) | Tunnel field-effect transistor and method for forming the same | |
US11222968B2 (en) | HEMT device structure and manufacturing method thereof | |
US10756235B2 (en) | Stripped method for preparing semiconductor structure | |
US9087775B2 (en) | Planar semiconductor growth on III-V material | |
TWI844049B (en) | Semiconductor structure with barrier layer comprising indium aluminium nitride and method of growing thereof | |
US11380786B2 (en) | Insulating structure of high electron mobility transistor and manufacturing method thereof | |
JP2024523724A (en) | Semiconductor structure having a barrier layer containing indium aluminum nitride and method for growing same - Patents.com | |
CN117795686A (en) | Semiconductor structure with barrier layer containing aluminum indium nitride and growth method thereof | |
WO2023194211A1 (en) | High electron mobility transistor and method of manufacturing thereof | |
CN112133632A (en) | Method for reducing stress of HEMT (high electron mobility transistor) and HEMT | |
JP2011129828A (en) | Semiconductor substrate, electronic device, and method of manufacturing semiconductor substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BAYRAM, CAN;D'EMIC, CHRISTOPHER P.;SADANA, DEVENDRA K.;AND OTHERS;SIGNING DATES FROM 20150705 TO 20150708;REEL/FRAME:046162/0544 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
AS | Assignment |
Owner name: ELPIS TECHNOLOGIES INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:052557/0327 Effective date: 20200306 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |