US20180286965A1 - Methods of forming integrated circuit structures including opening filled with insulator in metal gate - Google Patents
Methods of forming integrated circuit structures including opening filled with insulator in metal gate Download PDFInfo
- Publication number
- US20180286965A1 US20180286965A1 US15/475,272 US201715475272A US2018286965A1 US 20180286965 A1 US20180286965 A1 US 20180286965A1 US 201715475272 A US201715475272 A US 201715475272A US 2018286965 A1 US2018286965 A1 US 2018286965A1
- Authority
- US
- United States
- Prior art keywords
- insulator
- metal gate
- forming
- opening
- recessing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 120
- 239000002184 metal Substances 0.000 title claims abstract description 120
- 239000012212 insulator Substances 0.000 title claims abstract description 89
- 238000000034 method Methods 0.000 title claims abstract description 52
- 239000000758 substrate Substances 0.000 claims abstract description 33
- 239000000463 material Substances 0.000 claims description 41
- 238000000151 deposition Methods 0.000 claims description 32
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 22
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 22
- 238000000231 atomic layer deposition Methods 0.000 claims description 16
- 238000005229 chemical vapour deposition Methods 0.000 claims description 13
- 125000006850 spacer group Chemical group 0.000 claims description 8
- 239000010410 layer Substances 0.000 description 50
- 230000008021 deposition Effects 0.000 description 12
- 239000004065 semiconductor Substances 0.000 description 11
- 230000006870 function Effects 0.000 description 10
- 238000005530 etching Methods 0.000 description 8
- 238000002955 isolation Methods 0.000 description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 230000008569 process Effects 0.000 description 5
- 229910052814 silicon oxide Inorganic materials 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000007796 conventional method Methods 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 239000003989 dielectric material Substances 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 238000000992 sputter etching Methods 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- RTZKZFJDLAIYFH-UHFFFAOYSA-N Diethyl ether Chemical compound CCOCC RTZKZFJDLAIYFH-UHFFFAOYSA-N 0.000 description 2
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 2
- 229910003481 amorphous carbon Inorganic materials 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 239000005380 borophosphosilicate glass Substances 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 239000007795 chemical reaction product Substances 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 229910052735 hafnium Inorganic materials 0.000 description 2
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 229920000412 polyarylene Polymers 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- 238000001289 rapid thermal chemical vapour deposition Methods 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- -1 tungsten nitride Chemical class 0.000 description 2
- 238000000038 ultrahigh vacuum chemical vapour deposition Methods 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- 238000009736 wetting Methods 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910052692 Dysprosium Inorganic materials 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- 229910052688 Gadolinium Inorganic materials 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- 229910052769 Ytterbium Inorganic materials 0.000 description 1
- HMDDXIMCDZRSNE-UHFFFAOYSA-N [C].[Si] Chemical compound [C].[Si] HMDDXIMCDZRSNE-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 125000004429 atom Chemical group 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- KBQHZAAAGSGFKK-UHFFFAOYSA-N dysprosium atom Chemical compound [Dy] KBQHZAAAGSGFKK-UHFFFAOYSA-N 0.000 description 1
- 238000000313 electron-beam-induced deposition Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 125000003700 epoxy group Chemical group 0.000 description 1
- 150000002170 ethers Chemical class 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- UIWYJDYFSGRHKR-UHFFFAOYSA-N gadolinium atom Chemical compound [Gd] UIWYJDYFSGRHKR-UHFFFAOYSA-N 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 125000004435 hydrogen atom Chemical class [H]* 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 238000007737 ion beam deposition Methods 0.000 description 1
- 229910052746 lanthanum Inorganic materials 0.000 description 1
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 229910052756 noble gas Inorganic materials 0.000 description 1
- 150000002835 noble gases Chemical class 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000002861 polymer material Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 150000003376 silicon Chemical class 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000002904 solvent Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- NAWDYIZEMPQZHO-UHFFFAOYSA-N ytterbium Chemical compound [Yb] NAWDYIZEMPQZHO-UHFFFAOYSA-N 0.000 description 1
- 229910001928 zirconium oxide Inorganic materials 0.000 description 1
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/0228—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02362—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment formation of intermediate layers, e.g. capping layers or diffusion barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28079—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being a single metal, e.g. Ta, W, Mo, Al
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28088—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being a composite, e.g. TiN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
- H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32115—Planarisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/495—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a simple metal, e.g. W, Mo
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4966—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
Definitions
- the present disclosure relates to integrated circuit structures, or more particularly, to methods of forming integrated circuit structures including an opening filled with an insulator within a metal gate.
- FETs field effect transistors
- MOS metal-oxide-semiconductor
- FETs field effect transistors
- MOS metal-oxide-semiconductor
- FETs field effect transistors
- MOS metal-oxide-semiconductor
- FETs field effect transistors
- NMOS and PMOS transistors both NMOS and PMOS transistors
- FETs may take a variety of forms and configurations.
- FETs may be either so-called planar FET devices or three-dimensional (3D) devices, such as FinFET devices.
- a FET typically comprises doped source and drain regions that are formed in a semiconducting substrate that are separated by a channel region.
- a gate dielectric layer is positioned above the channel region and a conductive gate electrode s positioned above the gate dielectric layer.
- the gate insulation layer and the gate electrode may sometimes be referred to as the gate structure for the device.
- the gate structure is formed above a substantially planar upper surface of the substrate.
- one or more epitaxial growth processes are performed to form epi semiconductor material in recesses formed in the source/drain regions of the planar FET device.
- the epi material may be formed in the source/drain regions without forming any recesses in the substrate for a planar FET device.
- one commonly employed technique for forming gate structures for either planar or 3D devices involves forming a line-type gate electrode structure above the gate dielectric layer that formed above an active region defined in a semiconductor substrate.
- the gate structures may be “cut” such that an opening may be formed therein.
- the opening may be filled with an insulator thereby isolating portions of the gate structures.
- IC structures continue to decrease in size, methods of forming structure therein are difficult and costly to form.
- conventional methods for forming the insulator within the gate structures require multiple depositions and planarizing of the insulator which is both timely and costly.
- a first aspect of the disclosure is directed to a method of forming an integrated circuit structure.
- the method may include: forming a metal gate within a dielectric layer over a substrate; forming an opening within the metal gate; recessing the metal gate such that a height of the metal gate is reduced; forming an insulator over the recessed metal gate and filling the opening; and planarizing the insulator to a top surface of the dielectric layer.
- a second aspect of the disclosure is directed to a method.
- the method may include: removing a dummy gate from between a pair of spacers over a substrate within a dielectric layer; forming a replacement metal gate between the pair of spacers over the substrate; forming an opening within the replacement metal gate thereby exposing the substrate thereunder; recessing the replacement metal gate such that a height of the replacement metal gate is reduced; forming an insulator over the recessed replacement metal gate and filling the opening; and planarizing the insulator top a top surface of the dielectric layer.
- FIGS. 1-3 show top-down views of a preliminary integrated circuit structure.
- FIGS. 4A, 5A, 6A, 7A, 8A, and 9A show cross-sectional views taken along line A-A of the integrated circuit structure of FIG. 3 being processed in a method according to aspects of the disclosure.
- FIGS. 4B, 5B, 6B, 7B, 8B, and 9B show cross-sectional views taken along line B-B of the integrated circuit structure of FIG. 3 being processed in a method according to aspects of the disclosure.
- FIGS. 7C, 8C, and 9C show cross-sectional views taken along line C-C of the integrated circuit structure of FIG. 3 being processed in a method according to aspects of the disclosure.
- FIG. 9D shows a cross-sectional view taken along line D-D of the integrated circuit structure of FIG. 3 being processed in a method according to aspects of the disclosure.
- FIGS. 10A, 11A, 12A, and 13A show cross-sectional views taken along line A-A of the integrated circuit structure of FIG. 3 being processed in a method according to further aspects of the disclosure.
- FIGS. 10B, 11B, 12B, and 13B show cross-sectional views taken along line B-B of the integrated circuit structure of FIG. 3 being processed in a method according to further aspects of the disclosure.
- FIGS. 10C, 11C, 12C, and 13C show cross-sectional views taken along line C-C of the integrated circuit structure of FIG. 3 being processed in a method according to further aspects of the disclosure.
- FIG. 13D shows a cross-sectional view taken along line D-D of the integrated circuit structure of FIG. 3 being processed in a method according to aspects of the disclosure.
- the present disclosure relates to integrated circuit structures, or more particularly, to methods of forming integrated circuit structures including an opening filled with an insulator within a metal gate.
- the present disclosure provides methods for simultaneously forming and planarizing an insulator within a metal gate in addition over the metal gate thereby forming a cap layer over the metal gate.
- IC structure 100 may include a substrate 102 ( FIGS. 4A-4B ) having a plurality of fins 110 formed therefrom.
- substrate 102 is shown as including a single layer of semiconductor material, it is emphasized that the teachings of the disclosure are equally applicable to semiconductor-on-insulator (SOI) substrates.
- SOI substrates may include a semiconductor layer on an insulator layer on another semiconductor layer (not shown).
- the semiconductor layers of an SOI substrate may include any of the semiconductor substrate materials discussed herein.
- the insulator layer of the SOI substrate may include any now known or later developed SOI substrate insulator such as but not limited to silicon oxide.
- Fins 110 may be formed from substrate 102 , e.g., by patterning and etching. Where substrate 102 includes a SOI substrate, fins 110 may be formed from the upper semiconductor layer over the insulator layer.
- etching generally refers to the removal of material from a substrate or structures formed on the substrate by wet or dry chemical means. In some instances, it may be desirable to selectively remove material from certain areas of the substrate. In such an instance, a mask may be used to prevent the removal of material from certain areas of the substrate. There are generally two categories of etching, (i) wet etch and (ii) dry etch. Wet etching may be used to selectively dissolve a given material and leave another material relatively intact.
- wet etching is typically performed with a solvent, such as an acid. Dry etching may be performed using a plasma which may produce energetic free radicals, or species neutrally charged, that react or impinge at the surface of the wafer. Neutral particles may attack the wafer from all angles, and thus, this process is isotropic. Ion milling, or sputter etching, bombards the wafer with energetic ions of noble gases from a single direction, and thus, this process is highly anisotropic.
- a reactive-ion etch (RIE) operates under conditions intermediate between sputter etching and plasma etching and may be used to produce deep, narrow features, such as trenches. While two fins 110 are shown, it is to be understood that any number of fins may be employed without departing from aspects of the disclosure.
- IC structure 100 may also include an isolation region 114 ( FIGS. 4A-4B ) over substrate 102 to separate device regions (not individually referenced).
- Isolation region 114 may include a shallow trench isolation (STI) which may be formed by etching a trench within substrate 102 and filling, e.g., by deposition, the trench with an insulator, e.g., silicon oxide, silicon nitride, silicon oxynitride.
- STI shallow trench isolation
- the term “depositing” may include any now known or later developed technique appropriate for deposition, including but not limited to, for example: chemical vapor deposition (CVD), low-pressure CVD (LPCVD), plasma-enhanced CVD (PECVD), semi-atmosphere CVD (SACVD) high density plasma CVD (HDPCVD), rapid thermal CVD (RTCVD), ultra-high vacuum CVD (UHVCVD), limited reaction processing CVD (LRPCVD), metalorganic CVD (MOCVD), sputtering deposition, ion beam deposition, electron beam deposition, laser assisted deposition, thermal oxidation, thermal nitridation, spin-on methods, physical vapor deposition (PVD), atomic layer deposition (ALD), chemical oxidation, molecular beam epitaxy (MBE), plating, and evaporation.
- CVD chemical vapor deposition
- LPCVD low-pressure CVD
- PECVD plasma-enhanced CVD
- SACVD high
- a plurality of dummy gate stacks 120 may be formed within IC structure 100 , such that dummy gate stacks 120 are perpendicular to and overlap fins 110 .
- Dummy gate stacks 120 may be formed by depositing and etching a dummy gate material, e.g., amorphous carbon, over IC structure 100 including fins 110 such that a dummy gate 122 remains. While not shown, the formation of dummy gate 122 may be preceded by the formation of a gate dielectric material as known in the art. After dummy gates 122 are formed, a spacer material may be deposited over IC structure 100 including fins 110 and etched such that spacers 124 remain on opposing sides of dummy gates 122 .
- a spacer material may be deposited over IC structure 100 including fins 110 and etched such that spacers 124 remain on opposing sides of dummy gates 122 .
- Source and drain regions may be formed within, on, and/or surrounding portions of fins 110 not covered by dummy gate stacks 120 by deposition, doping, and/or epitaxial growth. While four dummy gate stacks 120 are shown, it is to be understood that any number of dummy gate stacks may be employed without departing from aspects of the disclosure.
- an interlayer dielectric (ILD) 126 may be formed over fins 110 (including source and drain regions) and dummy gate stacks 120 , and planarized to a top surface of dummy gate stacks 120 such that a top surface of dummy gate stacks 120 are exposed.
- ILD 126 may include, for example, silicon oxide, silicon nitride, silicon oxynitride, and is thus shown with the same cross-hatching as isolation region 114 .
- any conventional ILD material known in the art can be used for ILD 126 without departing from aspects of the disclosure.
- ILD materials may include: fluorinated SiO 2 (FSG), hydrogenated silicon oxycarbide (SiCOH), porous SiCOH, boro-phospho-silicate glass (BPSG), silsesquioxanes, carbon doped oxides (i.e., organosilicates) that include atoms of silicon, carbon, oxygen, and/or hydrogen, thermosetting polyarylene ethers, SiLK (a polyarylene ether available from Dow Chemical Corporation), a spin-on silicon-carbon containing polymer material available from JSR Corporation, other low dielectric constant ( ⁇ 3.9) material, or layers thereof.
- FSG fluorinated SiO 2
- SiCOH hydrogenated silicon oxycarbide
- BPSG boro-phospho-silicate glass
- Silsesquioxanes carbon doped oxides (i.e., organosilicates) that include atoms of silicon, carbon, oxygen, and/or hydrogen
- thermosetting polyarylene ethers SiLK (a polyarylene ether available
- Planarization refers to various processes that make a surface more planar (that is, more flat and/or smooth).
- Chemical-mechanical-polishing is one currently conventional planarization process which planarizes surfaces with a combination of chemical reactions and mechanical forces.
- Other currently conventional planarization techniques may include: (i) oxidation; (ii) chemical etching; (iii) taper control by ion implant damage; (iv) deposition of films of low-melting point glass; (v) resputtering of deposited films to smooth them out; (vi) photosensitive polyimide (PSPI) films; (vii) new resins; (viii) low-viscosity liquid epoxies; (ix) spin-on glass (SOG) materials; and/or (x) sacrificial etch-back
- dummy gates 122 may be removed from dummy gate stacks 120 (e.g., from between spacers 124 ) such that an openings 128 are created between spacers 124 .
- openings 128 may expose fins 110 (or the gate dielectric layer (not shown)) and isolation regions.
- Openings 128 ( FIG. 2 ) may be filled, e.g., by deposition, with a metal 132 such that a replacement metal gate 134 is formed within ILD 126 as shown in FIG. 3 .
- Metal 132 may be planarized to a top surface of ILD 126 .
- Metal 132 may include, for example, at least one of: titanium, titanium nitride, tungsten, tungsten nitride, copper, copper nitride, tantalum, tantalum nitride, alloys or combinations thereof. While not shown, it is to be understood that metal gates 134 may also include other conventional active gate stack layers beneath metal 132 , such as for example, a layer having a high dielectric constant (high-k layer), barrier layers, wetting layers, and work function metal layers.
- high-k layer high dielectric constant
- High-k layers may include, for example, at least one of: hafnium oxide, hafnium silicate, nitride hafnium silicate, zirconium oxide, zirconium silicate, titanium oxide, lanthanum oxide, yttrium oxide, aluminum oxide, or combinations thereof.
- Barrier and/or wetting layers may include, for example, titanium nitride.
- Work function metal layers may each act as a doping source, and a different work function setting metal can then be employed depending on whether a n-type field-effect-transistor (NFET) or a p-type field-effect-transistor (PFET) device is desired.
- NFET n-type field-effect-transistor
- PFET p-type field-effect-transistor
- the same gate conductor (metal 132 ) can be used in each of the devices, yet a different (if so desired) work function setting metal can be used in one or more devices to obtain a different doping polarity.
- suitable work function setting metals for use in PFET devices include, but are not limited to aluminum, dysprosium, gadolinium, and ytterbium.
- Suitable work function setting metals for use in NFET devices include, but are not limited to lanthanum, titanium, and tantalum.
- metal 132 may be formed over the work function metal layer.
- a mask 138 may be formed, e.g., by deposition, over IC structure 100 .
- FIG. 4A shows a cross-sectional view of FIG. 3 taken along line A-A.
- FIG. 4B shows a cross-sectional view of FIG. 3 taken along line B-B.
- a “mask” is a material or stack of materials which may be formed over an underlying material which is to be processed. The mask may be patterned to have openings such that the underlying material is exposed. Subsequently, the underlying material may be processed where the underlying material is exposed by the openings in the mask. Once the underlying material is processed, the mask may be removed. Conventional masking materials include photoresist and nitride. As shown, mask 138 may be patterned to expose portions of metal gates 134 where it is desired to form an insulator therein.
- an opening 142 may be formed, e.g., by etching, within the portions of metal gates 134 which are exposed by mask 138 .
- portions of metal 132 of metal gates 134 within dotted line box 140 may be exposed. These exposed portions of metal 132 within box 140 may be removed to create a line cut, i.e., a separation of metal 132 within metal gate 134 “lines”, which may be filled with an insulator to divide and isolate portions of metal 132 within metal gates 134 .
- a line cut i.e., a separation of metal 132 within metal gate 134 “lines”, which may be filled with an insulator to divide and isolate portions of metal 132 within metal gates 134 .
- any desired portion of metal 132 may be removed from metal gates 134 for the formation of the insulator by customizing the patterning of mask 138 .
- openings 142 may be filled, e.g., by deposition, with another mask 146 .
- Mask 146 may include any now known or later developed spin-on-hardmask (SOH) material, e.g., spin-on amorphous carbon or spin-on organic planarizing material.
- SOH spin-on-hardmask
- mask 138 FIGS. 6A-6B
- metal gate 134 may be recessed such that a height of metal gate 134 is reduced and is less than a height of mask 146 .
- mask 146 ( FIG. 7A-7B ) may be removed from opening 142 as shown in FIGS. 8A-8C .
- an insulator 152 may be formed, e.g., by deposition, over the recessed metal gate 134 and fill opening 142 to isolate a portion of metal gate 134 from another portion of metal gate 134 .
- Insulator 152 may include any now known or conventional insulating or dielectric materials used for isolating or dividing portions of metal gate 134 , e.g., silicon oxide, or silicon nitride.
- insulator 152 may include a stack of insulator materials (not individually shown) such that forming insulator 152 may include forming a stack of insulator materials.
- the forming of the stack of insulator materials may include atomic layer depositing a silicon nitride layer, depositing another layer of silicon nitride by a high quality or high performance ALD such as OlympiaTM ALD by Applied Materials, and depositing another layer of silicon nitride by a high-density plasma (HDP) CVD.
- FIG. 9D shows IC structure 100 a cross-sectional view taken along line D-D of FIG.
- insulator 152 includes the stack of insulator layers, i.e., which may be formed by atomic layer depositing a silicon nitride layer, depositing another layer of silicon nitride by a high quality or high performance ALD such as OlympiaTM ALD by Applied Materials, and depositing another layer of silicon nitride by a high-density plasma (HDP) CVD.
- a high quality or high performance ALD such as OlympiaTM ALD by Applied Materials
- HDP high-density plasma
- the forming of insulator 152 includes simultaneously forming insulator 152 over the recessed metal gate 134 and filling opening 142 .
- insulator 152 acts not only as an isolation plug within metal gate 134 but also as a gate cap layer over metal gate 134 .
- Insulator 152 may be planarized to a top surface of ILD layer 126 such that planarizing insulator 152 includes simultaneously planarizing insulator 152 that is over the recessed metal gate 134 and insulator 152 that fills opening 142 within the recessed metal gate 134 .
- aspects of the disclosure provide for a method of forming an IC structure 100 having insulator 152 within metal gate 134 that is more cost effective and efficient than conventional methods of forming the same.
- FIGS. 10A-13D show another embodiment of the disclosure.
- metal 132 may be recessed, e.g., by etching, such that a height of metal 132 is less than a height of ILD 126 as shown in FIGS. 10A-10C . That is, in this embodiment, the recessing of metal gate 134 is performed prior to forming an opening, e.g., opening 208 ( FIGS. 11A-11C ).
- a mask 202 may be formed, e.g., by deposition, over IC structure 100 and patterned to expose portions of metal gates 134 where it is desired to form an insulator therein as discussed relative to FIGS. 4A-4B .
- an opening 208 may be formed, e.g., by etching, within the portions of the recessed metal gates 134 which are exposed by mask 202 .
- portions of metal 132 of metal gates 134 within dotted line box 140 may be exposed. These exposed portions of metal 132 within box 140 may be removed to create a line cut, i.e., a separation of metal 132 within metal gate 134 “lines”, which may be filled with an insulator to divide and isolate portions of metal 132 within metal gate stacks 134 .
- a line cut i.e., a separation of metal 132 within metal gate 134 “lines”, which may be filled with an insulator to divide and isolate portions of metal 132 within metal gate stacks 134 .
- any desired portion of metal 132 may be removed from metal gates 134 for the formation of the insulator by customizing the patterning of mask 202 .
- Insulator 210 may include may include any now known or conventional insulating or dielectric materials used for isolating or dividing portions of metal gate 134 , e.g., silicon oxide, or silicon nitride. In some embodiments, insulator 210 may include a stack of insulator materials (not individually shown) such that forming insulator 210 may include forming a stack of insulator materials.
- the forming of the stack of insulator materials may include atomic layer depositing a silicon nitride layer, depositing another layer of silicon nitride by a high quality or high performance ALD such as OlympiaTM ALD by Applied Materials, and depositing another layer of silicon nitride by a high-density plasma (HDP) CVD.
- FIG. 13D shows a cross-sectional view of IC structure 100 taken along line D-D of FIG.
- insulator 210 includes the stack of insulator layers, i.e., which may be formed by atomic layer depositing a silicon nitride layer, depositing another layer of silicon nitride by a high quality or high performance ALD such as OlympiaTM ALD by Applied Materials, and depositing another layer of silicon nitride by a high-density plasma (HDP) CVD.
- a high quality or high performance ALD such as OlympiaTM ALD by Applied Materials
- HDP high-density plasma
- the forming of insulator 210 includes simultaneously forming insulator 210 over the recessed metal gate 134 and filling opening 208 .
- insulator 210 acts not only as an isolation plug within metal gate 134 but also as a gate cap layer over metal gates 134 .
- Insulator 210 may be planarized to a top surface of ILD layer 126 such that planarizing insulator 210 includes simultaneously planarizing insulator 210 that is over the recessed metal gate 134 and insulator 210 that fills opening 208 within the recessed metal gate 134 .
- aspects of the disclosure provide for a method of forming an IC structure 100 having an insulator 210 within metal gate 134 that is more cost effective and efficient than conventional methods of forming the same.
- the method(s) as described above is used in the fabrication of integrated circuit chips.
- the resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- Approximating language may be applied to modify any quantitative representation that could permissibly vary without resulting in a change in the basic function to which it is related. Accordingly, a value modified by a term or terms, such as “about,” “approximately” and “substantially,” are not to be limited to the precise value specified. In at least some instances, the approximating language may correspond to the precision of an instrument for measuring the value.
- range limitations may be combined and/or interchanged, such ranges are identified and include all the sub-ranges contained therein unless context or language indicates otherwise.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Composite Materials (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Materials Engineering (AREA)
- Plasma & Fusion (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
- The present disclosure relates to integrated circuit structures, or more particularly, to methods of forming integrated circuit structures including an opening filled with an insulator within a metal gate.
- In integrated circuits fabricated using metal-oxide-semiconductor (MOS) technology, field effect transistors (FETs) (both NMOS and PMOS transistors) are provided that are typically operated in a switching mode. That is, these transistor devices exhibit a highly conductive state (on-state) and a high impedance state (off-state). FETs may take a variety of forms and configurations. For example, among other configurations, FETs may be either so-called planar FET devices or three-dimensional (3D) devices, such as FinFET devices.
- A FET, irrespective of whether an NMOS transistor or a PMOS transistor is considered, and irrespective of whether it is a planar or 3D FinFET device, typically comprises doped source and drain regions that are formed in a semiconducting substrate that are separated by a channel region. A gate dielectric layer is positioned above the channel region and a conductive gate electrode s positioned above the gate dielectric layer. The gate insulation layer and the gate electrode may sometimes be referred to as the gate structure for the device. By applying an appropriate voltage to the gate electrode, the channel region becomes conductive and current is allowed to flow from the source region to the drain region. In a planar FET device, the gate structure is formed above a substantially planar upper surface of the substrate. In some cases, one or more epitaxial growth processes are performed to form epi semiconductor material in recesses formed in the source/drain regions of the planar FET device. In some cases, the epi material may be formed in the source/drain regions without forming any recesses in the substrate for a planar FET device.
- In general, one commonly employed technique for forming gate structures for either planar or 3D devices involves forming a line-type gate electrode structure above the gate dielectric layer that formed above an active region defined in a semiconductor substrate. As may be desired, the gate structures may be “cut” such that an opening may be formed therein. The opening may be filled with an insulator thereby isolating portions of the gate structures. As IC structures continue to decrease in size, methods of forming structure therein are difficult and costly to form. For example, conventional methods for forming the insulator within the gate structures require multiple depositions and planarizing of the insulator which is both timely and costly.
- A first aspect of the disclosure is directed to a method of forming an integrated circuit structure. The method may include: forming a metal gate within a dielectric layer over a substrate; forming an opening within the metal gate; recessing the metal gate such that a height of the metal gate is reduced; forming an insulator over the recessed metal gate and filling the opening; and planarizing the insulator to a top surface of the dielectric layer.
- A second aspect of the disclosure is directed to a method. The method may include: removing a dummy gate from between a pair of spacers over a substrate within a dielectric layer; forming a replacement metal gate between the pair of spacers over the substrate; forming an opening within the replacement metal gate thereby exposing the substrate thereunder; recessing the replacement metal gate such that a height of the replacement metal gate is reduced; forming an insulator over the recessed replacement metal gate and filling the opening; and planarizing the insulator top a top surface of the dielectric layer.
- The foregoing and other features of the disclosure will be apparent from the following more particular description of embodiments of the disclosure.
- The embodiments of this disclosure will be described in detail, with reference to the following figures, wherein like designations denote like elements, and wherein:
-
FIGS. 1-3 show top-down views of a preliminary integrated circuit structure. -
FIGS. 4A, 5A, 6A, 7A, 8A, and 9A show cross-sectional views taken along line A-A of the integrated circuit structure ofFIG. 3 being processed in a method according to aspects of the disclosure. -
FIGS. 4B, 5B, 6B, 7B, 8B, and 9B show cross-sectional views taken along line B-B of the integrated circuit structure ofFIG. 3 being processed in a method according to aspects of the disclosure. -
FIGS. 7C, 8C, and 9C show cross-sectional views taken along line C-C of the integrated circuit structure ofFIG. 3 being processed in a method according to aspects of the disclosure. -
FIG. 9D shows a cross-sectional view taken along line D-D of the integrated circuit structure ofFIG. 3 being processed in a method according to aspects of the disclosure. -
FIGS. 10A, 11A, 12A, and 13A show cross-sectional views taken along line A-A of the integrated circuit structure ofFIG. 3 being processed in a method according to further aspects of the disclosure. -
FIGS. 10B, 11B, 12B, and 13B show cross-sectional views taken along line B-B of the integrated circuit structure ofFIG. 3 being processed in a method according to further aspects of the disclosure. -
FIGS. 10C, 11C, 12C, and 13C show cross-sectional views taken along line C-C of the integrated circuit structure ofFIG. 3 being processed in a method according to further aspects of the disclosure. -
FIG. 13D shows a cross-sectional view taken along line D-D of the integrated circuit structure ofFIG. 3 being processed in a method according to aspects of the disclosure. - It is noted that the drawings of the disclosure are not to scale. The drawings are intended to depict only typical aspects of the disclosure, and therefore should not be considered as limiting the scope of the disclosure. In the drawings, like numbering represents like elements between the drawings.
- The present disclosure relates to integrated circuit structures, or more particularly, to methods of forming integrated circuit structures including an opening filled with an insulator within a metal gate. In contrast to conventional methods of forming an insulator within a metal gate, the present disclosure provides methods for simultaneously forming and planarizing an insulator within a metal gate in addition over the metal gate thereby forming a cap layer over the metal gate.
- Referring now to
FIG. 1 , a top down view of a preliminary integrated circuit (IC)structure 100 is shown.IC structure 100 may include a substrate 102 (FIGS. 4A-4B ) having a plurality offins 110 formed therefrom.Substrate 102 may include but is not limited to silicon, germanium, silicon germanium, silicon carbide, and those consisting essentially of one or more III-V compound semiconductors having a composition defined by the formula Alx1Gax2Inx3Asy1Py2Ny3Sby4, where X1, X2, X3, Y1, Y2, Y3, and Y4 represent relative proportions, each greater than or equal to zero and X1+X2+X3+Y1+Y2+Y3+Y4=1 (1 being the total relative mole quantity). Other suitable substrates include II-VI compound semiconductors having a composition ZnA1CdA2SeB1TeB2, where A1, A2, B1, and B2 are relative proportions each greater than or equal to zero and A1+A2+B1+B2=1 (1 being a total mole quantity). Furthermore, a portion or entirety ofsubstrate 102 may be strained. Whilesubstrate 102 is shown as including a single layer of semiconductor material, it is emphasized that the teachings of the disclosure are equally applicable to semiconductor-on-insulator (SOI) substrates. As known in the art, SOI substrates may include a semiconductor layer on an insulator layer on another semiconductor layer (not shown). The semiconductor layers of an SOI substrate may include any of the semiconductor substrate materials discussed herein. The insulator layer of the SOI substrate may include any now known or later developed SOI substrate insulator such as but not limited to silicon oxide. - Fins 110 may be formed from
substrate 102, e.g., by patterning and etching. Wheresubstrate 102 includes a SOI substrate,fins 110 may be formed from the upper semiconductor layer over the insulator layer. As used herein “etching” generally refers to the removal of material from a substrate or structures formed on the substrate by wet or dry chemical means. In some instances, it may be desirable to selectively remove material from certain areas of the substrate. In such an instance, a mask may be used to prevent the removal of material from certain areas of the substrate. There are generally two categories of etching, (i) wet etch and (ii) dry etch. Wet etching may be used to selectively dissolve a given material and leave another material relatively intact. Wet etching is typically performed with a solvent, such as an acid. Dry etching may be performed using a plasma which may produce energetic free radicals, or species neutrally charged, that react or impinge at the surface of the wafer. Neutral particles may attack the wafer from all angles, and thus, this process is isotropic. Ion milling, or sputter etching, bombards the wafer with energetic ions of noble gases from a single direction, and thus, this process is highly anisotropic. A reactive-ion etch (RIE) operates under conditions intermediate between sputter etching and plasma etching and may be used to produce deep, narrow features, such as trenches. While twofins 110 are shown, it is to be understood that any number of fins may be employed without departing from aspects of the disclosure. -
IC structure 100 may also include an isolation region 114 (FIGS. 4A-4B ) oversubstrate 102 to separate device regions (not individually referenced).Isolation region 114 may include a shallow trench isolation (STI) which may be formed by etching a trench withinsubstrate 102 and filling, e.g., by deposition, the trench with an insulator, e.g., silicon oxide, silicon nitride, silicon oxynitride. As used herein, the term “depositing” may include any now known or later developed technique appropriate for deposition, including but not limited to, for example: chemical vapor deposition (CVD), low-pressure CVD (LPCVD), plasma-enhanced CVD (PECVD), semi-atmosphere CVD (SACVD) high density plasma CVD (HDPCVD), rapid thermal CVD (RTCVD), ultra-high vacuum CVD (UHVCVD), limited reaction processing CVD (LRPCVD), metalorganic CVD (MOCVD), sputtering deposition, ion beam deposition, electron beam deposition, laser assisted deposition, thermal oxidation, thermal nitridation, spin-on methods, physical vapor deposition (PVD), atomic layer deposition (ALD), chemical oxidation, molecular beam epitaxy (MBE), plating, and evaporation. - A plurality of dummy gate stacks 120 may be formed within
IC structure 100, such that dummy gate stacks 120 are perpendicular to and overlapfins 110. Dummy gate stacks 120 may be formed by depositing and etching a dummy gate material, e.g., amorphous carbon, overIC structure 100 includingfins 110 such that adummy gate 122 remains. While not shown, the formation ofdummy gate 122 may be preceded by the formation of a gate dielectric material as known in the art. Afterdummy gates 122 are formed, a spacer material may be deposited overIC structure 100 includingfins 110 and etched such thatspacers 124 remain on opposing sides ofdummy gates 122. As known in the art, standard processing may continue to form, e.g., source and drain regions (not individually shown). Source and drain regions may be formed within, on, and/or surrounding portions offins 110 not covered by dummy gate stacks 120 by deposition, doping, and/or epitaxial growth. While four dummy gate stacks 120 are shown, it is to be understood that any number of dummy gate stacks may be employed without departing from aspects of the disclosure. - Subsequently, an interlayer dielectric (ILD) 126 may be formed over fins 110 (including source and drain regions) and dummy gate stacks 120, and planarized to a top surface of dummy gate stacks 120 such that a top surface of dummy gate stacks 120 are exposed.
ILD 126 may include, for example, silicon oxide, silicon nitride, silicon oxynitride, and is thus shown with the same cross-hatching asisolation region 114. However, it is to be understood that any conventional ILD material known in the art can be used forILD 126 without departing from aspects of the disclosure. For example, other ILD materials may include: fluorinated SiO2 (FSG), hydrogenated silicon oxycarbide (SiCOH), porous SiCOH, boro-phospho-silicate glass (BPSG), silsesquioxanes, carbon doped oxides (i.e., organosilicates) that include atoms of silicon, carbon, oxygen, and/or hydrogen, thermosetting polyarylene ethers, SiLK (a polyarylene ether available from Dow Chemical Corporation), a spin-on silicon-carbon containing polymer material available from JSR Corporation, other low dielectric constant (<3.9) material, or layers thereof. - Planarization refers to various processes that make a surface more planar (that is, more flat and/or smooth). Chemical-mechanical-polishing (CMP) is one currently conventional planarization process which planarizes surfaces with a combination of chemical reactions and mechanical forces. Other currently conventional planarization techniques may include: (i) oxidation; (ii) chemical etching; (iii) taper control by ion implant damage; (iv) deposition of films of low-melting point glass; (v) resputtering of deposited films to smooth them out; (vi) photosensitive polyimide (PSPI) films; (vii) new resins; (viii) low-viscosity liquid epoxies; (ix) spin-on glass (SOG) materials; and/or (x) sacrificial etch-back
- As shown in
FIG. 2 ,dummy gates 122 may be removed from dummy gate stacks 120 (e.g., from between spacers 124) such that anopenings 128 are created betweenspacers 124. As shown,openings 128 may expose fins 110 (or the gate dielectric layer (not shown)) and isolation regions. Openings 128 (FIG. 2 ) may be filled, e.g., by deposition, with ametal 132 such that areplacement metal gate 134 is formed withinILD 126 as shown inFIG. 3 .Metal 132 may be planarized to a top surface ofILD 126.Metal 132 may include, for example, at least one of: titanium, titanium nitride, tungsten, tungsten nitride, copper, copper nitride, tantalum, tantalum nitride, alloys or combinations thereof. While not shown, it is to be understood thatmetal gates 134 may also include other conventional active gate stack layers beneathmetal 132, such as for example, a layer having a high dielectric constant (high-k layer), barrier layers, wetting layers, and work function metal layers. High-k layers may include, for example, at least one of: hafnium oxide, hafnium silicate, nitride hafnium silicate, zirconium oxide, zirconium silicate, titanium oxide, lanthanum oxide, yttrium oxide, aluminum oxide, or combinations thereof. Barrier and/or wetting layers may include, for example, titanium nitride. Work function metal layers may each act as a doping source, and a different work function setting metal can then be employed depending on whether a n-type field-effect-transistor (NFET) or a p-type field-effect-transistor (PFET) device is desired. Thus, the same gate conductor (metal 132) can be used in each of the devices, yet a different (if so desired) work function setting metal can be used in one or more devices to obtain a different doping polarity. By way of example only, suitable work function setting metals for use in PFET devices include, but are not limited to aluminum, dysprosium, gadolinium, and ytterbium. Suitable work function setting metals for use in NFET devices include, but are not limited to lanthanum, titanium, and tantalum. In such embodiments,metal 132 may be formed over the work function metal layer. - Turning now to
FIGS. 4A-4B , amask 138 may be formed, e.g., by deposition, overIC structure 100.FIG. 4A shows a cross-sectional view ofFIG. 3 taken along line A-A.FIG. 4B shows a cross-sectional view ofFIG. 3 taken along line B-B. As known in the art, a “mask” is a material or stack of materials which may be formed over an underlying material which is to be processed. The mask may be patterned to have openings such that the underlying material is exposed. Subsequently, the underlying material may be processed where the underlying material is exposed by the openings in the mask. Once the underlying material is processed, the mask may be removed. Conventional masking materials include photoresist and nitride. As shown,mask 138 may be patterned to expose portions ofmetal gates 134 where it is desired to form an insulator therein. - As shown in
FIGS. 5A-5B , anopening 142 may be formed, e.g., by etching, within the portions ofmetal gates 134 which are exposed bymask 138. For example, referring briefly toFIG. 3 , portions ofmetal 132 ofmetal gates 134 within dottedline box 140 may be exposed. These exposed portions ofmetal 132 withinbox 140 may be removed to create a line cut, i.e., a separation ofmetal 132 withinmetal gate 134 “lines”, which may be filled with an insulator to divide and isolate portions ofmetal 132 withinmetal gates 134. It is to be understood, however, that the present disclosure is not so limited, and any desired portion ofmetal 132 may be removed frommetal gates 134 for the formation of the insulator by customizing the patterning ofmask 138. - Turning now to
FIGS. 6A-6B ,openings 142 may be filled, e.g., by deposition, with anothermask 146.Mask 146 may include any now known or later developed spin-on-hardmask (SOH) material, e.g., spin-on amorphous carbon or spin-on organic planarizing material. After,mask 146 is formed, mask 138 (FIGS. 6A-6B ) may be removed fromIC structure 100 to exposeILD 126 and portions ofmetal gates 134 thereunder as shown inFIGS. 7A-7C . Further,metal gate 134 may be recessed such that a height ofmetal gate 134 is reduced and is less than a height ofmask 146. After,metal gate 134 is recessed, mask 146 (FIG. 7A-7B ) may be removed from opening 142 as shown inFIGS. 8A-8C . - As shown in
FIGS. 9A-9C , aninsulator 152 may be formed, e.g., by deposition, over the recessedmetal gate 134 and fill opening 142 to isolate a portion ofmetal gate 134 from another portion ofmetal gate 134.Insulator 152 may include any now known or conventional insulating or dielectric materials used for isolating or dividing portions ofmetal gate 134, e.g., silicon oxide, or silicon nitride. In some embodiments,insulator 152 may include a stack of insulator materials (not individually shown) such that forminginsulator 152 may include forming a stack of insulator materials. The forming of the stack of insulator materials may include atomic layer depositing a silicon nitride layer, depositing another layer of silicon nitride by a high quality or high performance ALD such as Olympia™ ALD by Applied Materials, and depositing another layer of silicon nitride by a high-density plasma (HDP) CVD.FIG. 9D shows IC structure 100 a cross-sectional view taken along line D-D ofFIG. 3 afterinsulator 152 has been formed and whereininsulator 152 includes the stack of insulator layers, i.e., which may be formed by atomic layer depositing a silicon nitride layer, depositing another layer of silicon nitride by a high quality or high performance ALD such as Olympia™ ALD by Applied Materials, and depositing another layer of silicon nitride by a high-density plasma (HDP) CVD. - The forming of
insulator 152 includes simultaneously forminginsulator 152 over the recessedmetal gate 134 and fillingopening 142. As a result,insulator 152 acts not only as an isolation plug withinmetal gate 134 but also as a gate cap layer overmetal gate 134.Insulator 152 may be planarized to a top surface ofILD layer 126 such thatplanarizing insulator 152 includes simultaneouslyplanarizing insulator 152 that is over the recessedmetal gate 134 andinsulator 152 that fills opening 142 within the recessedmetal gate 134. In this way, aspects of the disclosure provide for a method of forming anIC structure 100 havinginsulator 152 withinmetal gate 134 that is more cost effective and efficient than conventional methods of forming the same. -
FIGS. 10A-13D show another embodiment of the disclosure. In this embodiment, aftermetal 132 ofmetal gates 134 is formed,metal 132 may be recessed, e.g., by etching, such that a height ofmetal 132 is less than a height ofILD 126 as shown inFIGS. 10A-10C . That is, in this embodiment, the recessing ofmetal gate 134 is performed prior to forming an opening, e.g., opening 208 (FIGS. 11A-11C ). Aftermetal 132 is recessed, amask 202 may be formed, e.g., by deposition, overIC structure 100 and patterned to expose portions ofmetal gates 134 where it is desired to form an insulator therein as discussed relative toFIGS. 4A-4B . - As shown in
FIGS. 11A-11C , anopening 208 may be formed, e.g., by etching, within the portions of the recessedmetal gates 134 which are exposed bymask 202. For example, referring briefly toFIG. 3 , portions ofmetal 132 ofmetal gates 134 within dottedline box 140 may be exposed. These exposed portions ofmetal 132 withinbox 140 may be removed to create a line cut, i.e., a separation ofmetal 132 withinmetal gate 134 “lines”, which may be filled with an insulator to divide and isolate portions ofmetal 132 within metal gate stacks 134. It is to be understood, however, that the present disclosure is not so limited, and any desired portion ofmetal 132 may be removed frommetal gates 134 for the formation of the insulator by customizing the patterning ofmask 202. - Turning now to
FIGS. 12A-12C , mask 202 (FIGS. 11A-11C ) may be removed to exposemetal 132 ofmetal gate 134 andILD 126 thereunder. As shown inFIGS. 13A-13C ,openings 208 may be filled withinsulator 210 as described with respect toFIGS. 9A-9C .Insulator 210 may include may include any now known or conventional insulating or dielectric materials used for isolating or dividing portions ofmetal gate 134, e.g., silicon oxide, or silicon nitride. In some embodiments,insulator 210 may include a stack of insulator materials (not individually shown) such that forminginsulator 210 may include forming a stack of insulator materials. The forming of the stack of insulator materials may include atomic layer depositing a silicon nitride layer, depositing another layer of silicon nitride by a high quality or high performance ALD such as Olympia™ ALD by Applied Materials, and depositing another layer of silicon nitride by a high-density plasma (HDP) CVD.FIG. 13D shows a cross-sectional view ofIC structure 100 taken along line D-D ofFIG. 3 afterinsulator 210 has been formed and whereininsulator 210 includes the stack of insulator layers, i.e., which may be formed by atomic layer depositing a silicon nitride layer, depositing another layer of silicon nitride by a high quality or high performance ALD such as Olympia™ ALD by Applied Materials, and depositing another layer of silicon nitride by a high-density plasma (HDP) CVD. - The forming of
insulator 210 includes simultaneously forminginsulator 210 over the recessedmetal gate 134 and fillingopening 208. As a result,insulator 210 acts not only as an isolation plug withinmetal gate 134 but also as a gate cap layer overmetal gates 134.Insulator 210 may be planarized to a top surface ofILD layer 126 such thatplanarizing insulator 210 includes simultaneouslyplanarizing insulator 210 that is over the recessedmetal gate 134 andinsulator 210 that fills opening 208 within the recessedmetal gate 134. In this way, aspects of the disclosure provide for a method of forming anIC structure 100 having aninsulator 210 withinmetal gate 134 that is more cost effective and efficient than conventional methods of forming the same. - The method(s) as described above is used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the disclosure. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. “Optional” or “optionally” means that the subsequently described event or circumstance may or may not occur, and that the description includes instances where the event occurs and instances where it does not.
- Approximating language, as used herein throughout the specification and claims, may be applied to modify any quantitative representation that could permissibly vary without resulting in a change in the basic function to which it is related. Accordingly, a value modified by a term or terms, such as “about,” “approximately” and “substantially,” are not to be limited to the precise value specified. In at least some instances, the approximating language may correspond to the precision of an instrument for measuring the value. Here and throughout the specification and claims, range limitations may be combined and/or interchanged, such ranges are identified and include all the sub-ranges contained therein unless context or language indicates otherwise. “Approximately” as applied to a particular value of a range applies to both values, and unless otherwise dependent on the precision of the instrument measuring the value, may indicate +/− 10% of the stated value(s). “Substantially” refers to largely, for the most part, entirely specified or any slight deviation which provides the same technical benefits of the disclosure.
- The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present disclosure has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the disclosure in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the disclosure. The embodiment was chosen and described in order to best explain the principles of the disclosure and the practical application, and to enable others of ordinary skill in the art to understand the disclosure for various embodiments with various modifications as are suited to the particular use contemplated.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/475,272 US10090169B1 (en) | 2017-03-31 | 2017-03-31 | Methods of forming integrated circuit structures including opening filled with insulator in metal gate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/475,272 US10090169B1 (en) | 2017-03-31 | 2017-03-31 | Methods of forming integrated circuit structures including opening filled with insulator in metal gate |
Publications (2)
Publication Number | Publication Date |
---|---|
US10090169B1 US10090169B1 (en) | 2018-10-02 |
US20180286965A1 true US20180286965A1 (en) | 2018-10-04 |
Family
ID=63638627
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/475,272 Active 2037-04-22 US10090169B1 (en) | 2017-03-31 | 2017-03-31 | Methods of forming integrated circuit structures including opening filled with insulator in metal gate |
Country Status (1)
Country | Link |
---|---|
US (1) | US10090169B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US12009266B2 (en) | 2019-12-18 | 2024-06-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure for fringing capacitance control |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10396206B2 (en) * | 2017-07-07 | 2019-08-27 | Globalfoundries Inc. | Gate cut method |
US10403734B2 (en) | 2017-07-21 | 2019-09-03 | Globalfoundries Inc. | Semiconductor device with reduced gate height budget |
US10811320B2 (en) | 2017-09-29 | 2020-10-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Footing removal in cut-metal process |
US10157773B1 (en) * | 2017-11-28 | 2018-12-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure having layer with re-entrant profile and method of forming the same |
US10361125B2 (en) * | 2017-12-19 | 2019-07-23 | International Business Machines Corporation | Methods and structures for forming uniform fins when using hardmask patterns |
US10388771B1 (en) | 2018-06-28 | 2019-08-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and device for forming cut-metal-gate feature |
EP3651189A1 (en) * | 2018-11-08 | 2020-05-13 | IMEC vzw | A method for producing a gate cut structure on an array of semiconductor fins |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6027961A (en) * | 1998-06-30 | 2000-02-22 | Motorola, Inc. | CMOS semiconductor devices and method of formation |
US9245885B1 (en) * | 2014-12-05 | 2016-01-26 | Globalfoundries Inc. | Methods of forming lateral and vertical FinFET devices and the resulting product |
US20160027901A1 (en) * | 2014-07-28 | 2016-01-28 | Samsung Electronics Co., Ltd. | Semiconductor device and method of fabricating the same |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8334184B2 (en) | 2009-12-23 | 2012-12-18 | Intel Corporation | Polish to remove topography in sacrificial gate layer prior to gate patterning |
US9064932B1 (en) | 2014-05-02 | 2015-06-23 | Globalfoundries Inc. | Methods of forming gate structures by a gate-cut-last process and the resulting structures |
US9520482B1 (en) | 2015-11-13 | 2016-12-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of cutting metal gate |
-
2017
- 2017-03-31 US US15/475,272 patent/US10090169B1/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6027961A (en) * | 1998-06-30 | 2000-02-22 | Motorola, Inc. | CMOS semiconductor devices and method of formation |
US20160027901A1 (en) * | 2014-07-28 | 2016-01-28 | Samsung Electronics Co., Ltd. | Semiconductor device and method of fabricating the same |
US9245885B1 (en) * | 2014-12-05 | 2016-01-26 | Globalfoundries Inc. | Methods of forming lateral and vertical FinFET devices and the resulting product |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US12009266B2 (en) | 2019-12-18 | 2024-06-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure for fringing capacitance control |
Also Published As
Publication number | Publication date |
---|---|
US10090169B1 (en) | 2018-10-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10510620B1 (en) | Work function metal patterning for N-P space between active nanostructures | |
CN108933084B (en) | Replacement metal gate patterning for nanoplatelet devices | |
US10090169B1 (en) | Methods of forming integrated circuit structures including opening filled with insulator in metal gate | |
US9917103B1 (en) | Diffusion break forming after source/drain forming and related IC structure | |
US9786765B2 (en) | FINFET having notched fins and method of forming same | |
US10236213B1 (en) | Gate cut structure with liner spacer and related method | |
US10049985B2 (en) | Contact line having insulating spacer therein and method of forming same | |
US9748235B2 (en) | Gate stack for integrated circuit structure and method of forming same | |
US9805988B1 (en) | Method of forming semiconductor structure including suspended semiconductor layer and resulting structure | |
US11610965B2 (en) | Gate cut isolation including air gap, integrated circuit including same and related method | |
US10629532B2 (en) | Integrated circuit structure having gate contact and method of forming same | |
US11482456B2 (en) | Forming two portion spacer after metal gate and contact formation, and related IC structure | |
US9806161B1 (en) | Integrated circuit structure having thin gate dielectric device and thick gate dielectric device | |
US10090204B1 (en) | Vertical FINFET structure and methods of forming same | |
US9991167B2 (en) | Method and IC structure for increasing pitch between gates | |
US10825811B2 (en) | Gate cut first isolation formation with contact forming process mask protection | |
US10121893B2 (en) | Integrated circuit structure without gate contact and method of forming same | |
US10714376B2 (en) | Method of forming semiconductor material in trenches having different widths, and related structures | |
US10991689B2 (en) | Additional spacer for self-aligned contact for only high voltage FinFETs | |
US10658243B2 (en) | Method for forming replacement metal gate and related structures | |
US20190131424A1 (en) | Methods for forming ic structure having recessed gate spacers and related ic structures | |
US10910276B1 (en) | STI structure with liner along lower portion of longitudinal sides of active region, and related FET and method | |
US11195761B2 (en) | IC structure with short channel gate structure having shorter gate height than long channel gate structure | |
US11171036B2 (en) | Preventing dielectric void over trench isolation region | |
US10707206B2 (en) | Gate cut isolation formed as layer against sidewall of dummy gate mandrel |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZANG, HUI;HUANG, HAIGOU;SIGNING DATES FROM 20170328 TO 20170330;REEL/FRAME:041805/0234 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |