US20180218993A1 - Metal bond pad with cobalt interconnect layer and solder thereon - Google Patents
Metal bond pad with cobalt interconnect layer and solder thereon Download PDFInfo
- Publication number
- US20180218993A1 US20180218993A1 US15/936,748 US201815936748A US2018218993A1 US 20180218993 A1 US20180218993 A1 US 20180218993A1 US 201815936748 A US201815936748 A US 201815936748A US 2018218993 A1 US2018218993 A1 US 2018218993A1
- Authority
- US
- United States
- Prior art keywords
- cobalt
- bond pad
- layer
- connection layer
- metal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
- H01L2224/03444—Manufacturing methods by blanket deposition of the material of the bonding area in gaseous form
- H01L2224/0345—Physical vapour deposition [PVD], e.g. evaporation, or sputtering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/036—Manufacturing methods by patterning a pre-deposited material
- H01L2224/0361—Physical or chemical etching
- H01L2224/03612—Physical or chemical etching by physical means only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/036—Manufacturing methods by patterning a pre-deposited material
- H01L2224/0361—Physical or chemical etching
- H01L2224/03614—Physical or chemical etching by chemical means only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/036—Manufacturing methods by patterning a pre-deposited material
- H01L2224/03622—Manufacturing methods by patterning a pre-deposited material using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/038—Post-treatment of the bonding area
- H01L2224/03828—Applying flux
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05157—Cobalt [Co] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
- H01L2224/05558—Shape in side view conformal layer on a patterned surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05657—Cobalt [Co] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/11001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
- H01L2224/11005—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for aligning the bump connector, e.g. marks, spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/11334—Manufacturing methods by local deposition of the material of the bump connector in solid form using preformed bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/118—Post-treatment of the bump connector
- H01L2224/11848—Thermal treatments, e.g. annealing, controlled cooling
- H01L2224/11849—Reflowing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13012—Shape in top view
- H01L2224/13014—Shape in top view being circular or elliptic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13016—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13022—Disposition the bump connector being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/206—Length ranges
- H01L2924/2064—Length ranges larger or equal to 1 micron less than 100 microns
Definitions
- Disclosed embodiments relate to bond pads for integrated circuits.
- Integrated circuits (IC) devices are usually fabricated on semiconductor wafers which have a plurality of IC device die each including bond pads on its top surface that connect to various nodes in the device, such as for signal input, signal output and power supply nodes.
- the bond pads are generally connected by a bond wire of a lead frame or other electrically conductive structure such as a contact pad on a support such a printed circuit board (PCB) to permit utilization of the IC die.
- Known methods for connecting an IC device to a lead frame or other support include wire bonding, Tape Automated Bonding (TAB), Controlled Collapse Chip Connection (C4) or bump bonding, and electrically conductive adhesives.
- Some packaging technologies have used multi-layered bond pads having a top metal layer that is both electrically conductive and resistant to oxidation to provide high reliability (good corrosion performance) and high performance (low resistance).
- One such bond pad arrangement deposits a dielectric passivation layer(s) over an oxidizable uppermost metal interconnect layer such as copper or aluminum, and then forms a trench including dielectric sidewalls from the passivation layer.
- a barrier layer comprising a refractory metal (e.g., Ta, TaN, or Ti) is then deposited that lines the passivation sidewalls which provides good adhesion to the passivation material.
- a multi-layer metal stack is formed on the barrier layer which in one particular embodiment can comprise palladium (Pd) as the final (top) layer on a nickel layer over the uppermost metal interconnect layer to provide a stable surface for wire bonding.
- Pd being a platinum group metal has a low propensity for oxidation and is a good outer capping layer for the bond pad to prevent chemical attack of the oxidizable uppermost metal interconnect layer material thereunder.
- solder bumping on aluminum is known to generally not be possible due to aluminum oxide formation during the soldering process which prevents solder adhesion.
- conventional solder bump processes for soldering to aluminum bond pads generally require forming a complex stack on the aluminum including a refractory-metal based barrier layer then a copper seed, followed by an electroplated copper redirect layer (RDL) then under bump metallization (UBM) thereon, where the solder bump (or ball) is then formed on the UBM.
- RDL electroplated copper redirect layer
- UBM bump metallization
- Disclosed embodiments include methods for forming bond pads on integrated circuits (ICs) which include forming a cobalt comprising connection layer directly on the metal bond pad area for oxidizable metals or a non-solderable material (e.g., Ti, TiN, TiW, or TiAl 3 ) that has been found to allow forming solder material (e.g., solder bumps) directly on the cobalt comprising connection layer.
- ICs integrated circuits
- a non-solderable material e.g., Ti, TiN, TiW, or TiAl 3
- solder material e.g., solder bumps
- Disclosed methods include providing a substrate (e.g., a wafer) including at least one integrated circuit (IC) device formed thereon having an oxidizable uppermost metal interconnect layer which provides a plurality of bond pads coupled to circuit nodes on the IC device, where the plurality of bond pads include a metal bond pad area.
- the oxidizable uppermost metal interconnect can comprise aluminum.
- a cobalt comprising connection layer is deposited (e.g., sputtered) directly on the metal bond pad area.
- the cobalt comprising connection layer is patterned to provide a cobalt bond pad surface on the bond pads, and a solder material (e.g., solder bumps or balls) is then formed on the cobalt bond pad surface.
- the bond pad stack is aluminum-cobalt-solder (e.g., Al—Co—SnAg).
- FIG. 1 is a flow chart that shows steps in an example method for forming bond pads having a metal bond pad area of oxidizable uppermost metal interconnect layer of an IC device including a cobalt comprising connection layer directly on the metal bond pad area to provide a cobalt bond pad surface, with a solder material on the cobalt bond pad surfaces, according to an example embodiment.
- FIGS. 2A-2F show successive cross section depictions corresponding to the structures associated with the method shown and described relative to in FIG. 1 .
- FIG. 3 is a cross sectional view of an example IC device including example bond pads having a cobalt comprising connection layer directly on the metal bond pad areas, and also optionally directly on the sidewalls of a dielectric passivation trench, according to an example embodiment.
- Example embodiments are described with reference to the drawings, wherein like reference numerals are used to designate similar or equivalent elements. Illustrated ordering of acts or events should not be considered as limiting, as some acts or events may occur in different order and/or concurrently with other acts or events. Furthermore, some illustrated acts or events may not be required to implement a methodology in accordance with this disclosure.
- FIG. 1 is a flow chart that shows steps in an example method 100 for forming a cobalt comprising connection layer directly on a metal bond pad area of oxidizable uppermost metal interconnect layer of an IC device to form a cobalt bond pad surface, and then solder material on the cobalt bond pad surface, according to an example embodiment.
- Step 101 comprises providing a substrate (e.g., a wafer) having least one IC device die formed thereon having an oxidizable uppermost metal interconnect layer which provides a plurality of bond pads coupled to circuit nodes on the IC device.
- a substrate e.g., a wafer
- the plurality of bond pads each include a metal bond pad area.
- FIG. 2A is an example cross section depiction corresponding to the structure provided in step 101 .
- M3 can be aluminum that connects to M4 also being aluminum being the oxidizable uppermost metal interconnect layer by the vias 124 formed in third inter-layer dielectric layer shown as ILD3.
- the dielectric passivation layer is shown as 146 / 147 (e.g., silicon nitride or silicon oxynitride on silicon oxide).
- the substrate can comprise silicon, silicon-germanium, or other semiconductor materials including III-V or II-VI materials.
- the uppermost metal interconnect layer (shown as a RDL M4 (hereafter M4) in FIGS. 2A-2F ) can comprise copper or aluminum, or alloys thereof, a non-solderable pad material such as Ti metal, or a Ti compound material such as TiN, TiW, or TiAl 3 .
- the uppermost metal interconnect layer comprises primarily aluminum by weight, and in another embodiment the uppermost metal interconnect layer comprises primarily copper by weight.
- Step 102 comprises depositing a cobalt comprising connection layer directly on the metal bond pad areas.
- the cobalt comprising connection layer can comprise essentially all (>99% by weight) cobalt, or a cobalt alloy including cobalt together with at least one transition metal, such as another transition metal (e.g., Pt) in a concentration from 2 wt. % to 60 wt. %, or another other transition metal that does not form a dielectric layer such as an oxide or nitride from the soldering process conditions which also provides good solder adhesion.
- another transition metal e.g., Pt
- the cobalt comprising connection layer is also generally directly on the dielectric sidewalls of the trench.
- the cobalt comprising connection layer provides a capping layer which provides corrosion protection for the metal pad material (see FIG. 2D described below), such as aluminum.
- the cobalt comprising connection layer being “directly on the metal bond pad area” includes the conventional contact arrangement where the uppermost metal interconnect layer has a native oxide layer formed at room temperature that can be up to about 2 nm thick, such as being primarily aluminum oxide in the case of aluminum and Cu 2 O in the case of copper.
- the direct cobalt comprising connection layer attachment removes the need for a barrier layer on the metal pad material (e.g., aluminum).
- the cobalt comprising connection layer can be sputter deposited using a cobalt sputtering target for sputter coating on the substrate (e.g., wafer) surface.
- the cobalt sputtering can be performed at a relatively low temperature, such as from 25° C. to 300° C.
- the thickness of the cobalt comprising connection layer is generally 100 Angstroms (A) to 4 ⁇ m, such as from 0.1 ⁇ m to 1 ⁇ m thick. It is also possible for the cobalt comprising connection layer to be thicker, such as from 4 ⁇ m to 10 ⁇ m.
- FIG. 2B is an example cross section depiction corresponding the structure after step 102 .
- the cobalt comprising connection layer is shown as 210 .
- the method can include removing the native oxide on a surface of the oxidizable uppermost metal interconnect layer with a sputter etch method (plasma process), such as aluminum oxide in the case of aluminum, so that the native oxide under the cobalt comprising connection layer may be ⁇ 5 A thick.
- plasma process sputter etch method
- Step 103 comprises patterning the cobalt comprising connection layer 210 to provide a cobalt bond pad surface on the plurality of bond pads.
- a wet etch using a photoresist making pattern may be used for the patterning, including removing all but the bond pad edges of the overburden cobalt comprising connection layer above the top of the passivation layer(s) when present while preserving the cobalt comprising connection layer within the bond pad area.
- An example wet cobalt etch comprises phosphoric acid and nitric acid, or related acid mixtures.
- FIG. 2C is an example cross section depiction corresponding the structure after the masking portion of step 103 shown to the right in FIG. 2C as step 103 1 showing a patterned masking material 251 such as photoresist.
- FIG. 2D is an example cross section depiction corresponding the structure after the cobalt etch portion of step 103 shown to the right in FIG. 2D as step 103 2 showing the cobalt comprising connection layer 210 now being a patterned layer.
- FIG. 2E is an example cross section depiction corresponding the structure after stripping the masking material 251 after the cobalt etch portion of step 103 shown to the right in FIG. 2E as step 103 3 .
- Step 104 comprises forming a solder material on the cobalt bond pad surface.
- a solder material refers to a fusible metal alloy used to join together metal workpieces that has a melting point below 450° C.
- Step 104 may comprise a conventional soldering process, such as a conventional flux+stencil+place+solder process.
- the solder material may be formed directly on the cobalt bond pad surface.
- Typical solder materials generally include Sn and Ag, and are generally in the form of a solder bump or ball.
- Example particular solders compositions all found to be well-suited for proving good adherence and a low resistance contact to the cobalt comprising connection layer include Sn96.5Ag3Cu0.5, Sn63Pb37, and SnPb(35.6)Ag(2)Sb(0.4).
- FIG. 2F is an example cross section depiction corresponding the structure after directly forming of the solder material shown as a solder ball 257 on the cobalt bond pad surface shown to the right in FIG. 2F as step 104 .
- FIG. 3 is a cross sectional view of an IC device 300 including example bond pads having a cobalt comprising connection layer 210 directly on the metal bond pad areas of the oxidizable uppermost metal interconnect layer and optionally also directly on the dielectric sidewalls of the trench, according to an example embodiment.
- the metal stack is shown including three (3) layers of metal interconnect shown as M1, M2 and M3 damascened into ILD1, ILD2, and ILD3, respectively, on a dielectric layer over the top semiconductor surface that may be referred to as a pre-metal dielectric (PMD) 115 that is on another dielectric layer 116 , such as a thermally grown silicon oxide layer.
- PMD pre-metal dielectric
- An uppermost fourth metal interconnect layer shown as M4 functions as an RDL which provides a plurality of bond pad metal areas shown as metal bond pad area 141 and metal bond pad area 142 .
- a dielectric layer shown as 133 is on ILD3 that provides an etch stop, such as comprising silicon nitride.
- Plugs 121 are shown coupling M3 to M2, plugs 122 coupling M2 to M1, and plugs 123 coupling M1 to node 109 a shown as a diffusion (e.g., n+ or p+) and to 109 b shown as a gate electrode node (circuitry not shown, with 109 b being a contact to a metal oxide semiconductor (MOS) gate 112 on a gate dielectric 111 on the semiconductor surface of a substrate 108 , such as a silicon comprising surface in one embodiment.
- the plugs 121 , 122 , 123 and 124 can all comprise tungsten, or other suitable electrically conductive plug material.
- M4 comprises an oxidizable metal material such as aluminum shown formed into ILD4.
- the barrier layer 127 shown is not needed for M4 being aluminum, but may be included for M4 comprising copper, such as barrier layer 127 comprising Ta, TaN, Ti or TiN.
- Metal bond pad areas 141 and 142 are shown coupled by plug 124 though dielectric layer 133 and ILD3 to M3, and from M3 all the way to features on the semiconductor surface, such as from metal bond pad area 141 to node 109 b.
- IC device 300 includes at least one dielectric passivation layer(s) which defines a trench over the metal bond pad areas 141 and 142 , with the passivation shown in FIG. 3 being a first dielectric layer 147 (e.g., silicon nitride or silicon oxynitride) on a second dielectric layer 146 (e.g., silicon oxide or silicon oxynitride) on an etch stop layer 145 (e.g., silicon nitride).
- a cobalt comprising connection layer 210 directly contacts the dielectric sidewalls of the trench and is directly connected to the top surface of the metal bond pad areas 141 and 142 , so that there is no conventional intervening barrier layer, typically being a refractive metal comprising barrier layer.
- Solder balls 257 are shown directly on the cobalt bond pad surface provided by the cobalt comprising connection layer 210 .
- a cobalt comprising connection layer provides strong adhesion to dielectric layers such as silicon oxide and silicon nitride, which enables direct connection of the cobalt comprising connection layer and thus elimination of conventional barrier layer processing needed for proper adhesion to dielectric layers such as silicon oxide and silicon nitride, such as needed by conventional metals.
- a layer of another electrically conductive material may be positioned on the cobalt comprising connection layer.
- IC devices having disclosed cobalt bond pad surfaces directly on the metal bond pad area of the uppermost metal interconnect layer will generally reduce back end of the line (BEOL) processing cost and cycle time, such as by eliminating the need for bilayer UBM and electroplated RDL.
- Advantages further include because of the ability to utilize a relatively thin cobalt connection layer (which can be less than 1 ⁇ m thick), the solder material (e.g., solder ball) can be placed directly on the bond pad. Because of the reduced cobalt comprising connection layer thickness the stack height of the cobalt comprising connection layer plus the solder on the bond pad is reduced which is beneficial for height limited applications.
- the assembly can comprise single semiconductor die or multiple semiconductor die, such as (Package on Package) (PoP) configurations comprising a plurality of stacked semiconductor die.
- PoP Package on Package
- a variety of package substrates may be used.
- the semiconductor die may include various elements therein and/or layers thereon, including barrier layers, dielectric layers, device structures, active elements and passive elements including source regions, drain regions, bit lines, bases, emitters, collectors, conductive lines, conductive vias, etc.
- the semiconductor die can be formed from a variety of processes including bipolar, insulated-gate bipolar transistor (IGBT), CMOS, BiCMOS and MEMS.
Abstract
A method of forming bond pads includes providing a substrate including an integrated circuit (IC) device formed thereon having an oxidizable uppermost metal interconnect layer which provides a plurality of bond pads that are coupled to circuit nodes on the IC device. The plurality of bond pads includes a metal bond pad area. A cobalt including connection layer is deposited directly on the metal bond pad area. The cobalt including connection layer is patterned to provide a cobalt bond pad surface for the plurality of bond pads, and a solder material is formed on the cobalt bond pad surface.
Description
- This application is a divisional of U.S. Nonprovisional patent application Ser. No. 14/665,799, filed Mar. 23, 2015, the contents of which are herein incorporated by reference in its entirety.
- Disclosed embodiments relate to bond pads for integrated circuits.
- Integrated circuits (IC) devices are usually fabricated on semiconductor wafers which have a plurality of IC device die each including bond pads on its top surface that connect to various nodes in the device, such as for signal input, signal output and power supply nodes. The bond pads are generally connected by a bond wire of a lead frame or other electrically conductive structure such as a contact pad on a support such a printed circuit board (PCB) to permit utilization of the IC die. Known methods for connecting an IC device to a lead frame or other support include wire bonding, Tape Automated Bonding (TAB), Controlled Collapse Chip Connection (C4) or bump bonding, and electrically conductive adhesives.
- To provide a reliable and low electrical resistance attachment to the bond pad surface, some packaging technologies have used multi-layered bond pads having a top metal layer that is both electrically conductive and resistant to oxidation to provide high reliability (good corrosion performance) and high performance (low resistance). One such bond pad arrangement deposits a dielectric passivation layer(s) over an oxidizable uppermost metal interconnect layer such as copper or aluminum, and then forms a trench including dielectric sidewalls from the passivation layer. A barrier layer comprising a refractory metal (e.g., Ta, TaN, or Ti) is then deposited that lines the passivation sidewalls which provides good adhesion to the passivation material. A multi-layer metal stack is formed on the barrier layer which in one particular embodiment can comprise palladium (Pd) as the final (top) layer on a nickel layer over the uppermost metal interconnect layer to provide a stable surface for wire bonding. Pd being a platinum group metal has a low propensity for oxidation and is a good outer capping layer for the bond pad to prevent chemical attack of the oxidizable uppermost metal interconnect layer material thereunder.
- Some IC devices have aluminum bond pads. Solder bumping on aluminum is known to generally not be possible due to aluminum oxide formation during the soldering process which prevents solder adhesion. As a result, conventional solder bump processes for soldering to aluminum bond pads generally require forming a complex stack on the aluminum including a refractory-metal based barrier layer then a copper seed, followed by an electroplated copper redirect layer (RDL) then under bump metallization (UBM) thereon, where the solder bump (or ball) is then formed on the UBM.
- This Summary is provided to introduce a brief selection of disclosed concepts in a simplified form that are further described below in the Detailed Description including the drawings provided. This Summary is not intended to limit the claimed subject matter's scope.
- Disclosed embodiments include methods for forming bond pads on integrated circuits (ICs) which include forming a cobalt comprising connection layer directly on the metal bond pad area for oxidizable metals or a non-solderable material (e.g., Ti, TiN, TiW, or TiAl3) that has been found to allow forming solder material (e.g., solder bumps) directly on the cobalt comprising connection layer. Disclosed methods thus allow solder bumping directly after wafer fab processing without the conventional need after wafer fabrication as described above for adding a complex metal stack including a refractory-metal based barrier layer, copper seed and redirect layer (RDL), then under bump metallization (UBM) processing.
- Disclosed methods include providing a substrate (e.g., a wafer) including at least one integrated circuit (IC) device formed thereon having an oxidizable uppermost metal interconnect layer which provides a plurality of bond pads coupled to circuit nodes on the IC device, where the plurality of bond pads include a metal bond pad area. The oxidizable uppermost metal interconnect can comprise aluminum. A cobalt comprising connection layer is deposited (e.g., sputtered) directly on the metal bond pad area. The cobalt comprising connection layer is patterned to provide a cobalt bond pad surface on the bond pads, and a solder material (e.g., solder bumps or balls) is then formed on the cobalt bond pad surface. As a result, disclosed embodiments provide a new bond pad stack, in the case for the oxidizable uppermost metal interconnect comprising aluminum, the bond pad stack is aluminum-cobalt-solder (e.g., Al—Co—SnAg).
- Reference will now be made to the accompanying drawings, which are not necessarily drawn to scale, wherein:
-
FIG. 1 is a flow chart that shows steps in an example method for forming bond pads having a metal bond pad area of oxidizable uppermost metal interconnect layer of an IC device including a cobalt comprising connection layer directly on the metal bond pad area to provide a cobalt bond pad surface, with a solder material on the cobalt bond pad surfaces, according to an example embodiment. -
FIGS. 2A-2F show successive cross section depictions corresponding to the structures associated with the method shown and described relative to inFIG. 1 . -
FIG. 3 is a cross sectional view of an example IC device including example bond pads having a cobalt comprising connection layer directly on the metal bond pad areas, and also optionally directly on the sidewalls of a dielectric passivation trench, according to an example embodiment. - Example embodiments are described with reference to the drawings, wherein like reference numerals are used to designate similar or equivalent elements. Illustrated ordering of acts or events should not be considered as limiting, as some acts or events may occur in different order and/or concurrently with other acts or events. Furthermore, some illustrated acts or events may not be required to implement a methodology in accordance with this disclosure.
-
FIG. 1 is a flow chart that shows steps in anexample method 100 for forming a cobalt comprising connection layer directly on a metal bond pad area of oxidizable uppermost metal interconnect layer of an IC device to form a cobalt bond pad surface, and then solder material on the cobalt bond pad surface, according to an example embodiment.Step 101 comprises providing a substrate (e.g., a wafer) having least one IC device die formed thereon having an oxidizable uppermost metal interconnect layer which provides a plurality of bond pads coupled to circuit nodes on the IC device. - The plurality of bond pads each include a metal bond pad area. Optionally, there can be at least one passivation layer thereon that provides a trench including dielectric sidewalls above the metal bond pad area that defines the exposed bond pad area.
FIG. 2A is an example cross section depiction corresponding to the structure provided instep 101. M3 can be aluminum that connects to M4 also being aluminum being the oxidizable uppermost metal interconnect layer by thevias 124 formed in third inter-layer dielectric layer shown as ILD3. The dielectric passivation layer is shown as 146/147 (e.g., silicon nitride or silicon oxynitride on silicon oxide). - The substrate can comprise silicon, silicon-germanium, or other semiconductor materials including III-V or II-VI materials. The uppermost metal interconnect layer (shown as a RDL M4 (hereafter M4) in
FIGS. 2A-2F ) can comprise copper or aluminum, or alloys thereof, a non-solderable pad material such as Ti metal, or a Ti compound material such as TiN, TiW, or TiAl3. In one embodiment the uppermost metal interconnect layer comprises primarily aluminum by weight, and in another embodiment the uppermost metal interconnect layer comprises primarily copper by weight. -
Step 102 comprises depositing a cobalt comprising connection layer directly on the metal bond pad areas. The cobalt comprising connection layer can comprise essentially all (>99% by weight) cobalt, or a cobalt alloy including cobalt together with at least one transition metal, such as another transition metal (e.g., Pt) in a concentration from 2 wt. % to 60 wt. %, or another other transition metal that does not form a dielectric layer such as an oxide or nitride from the soldering process conditions which also provides good solder adhesion. - When there is a dielectric passivation layer that provides a trench around the bond pads including dielectric sidewalls, the cobalt comprising connection layer is also generally directly on the dielectric sidewalls of the trench. By extending the cobalt comprising connection layer to the adjacent planar part of the passivation layer, the cobalt comprising connection layer provides a capping layer which provides corrosion protection for the metal pad material (see
FIG. 2D described below), such as aluminum. As used herein, the cobalt comprising connection layer being “directly on the metal bond pad area” includes the conventional contact arrangement where the uppermost metal interconnect layer has a native oxide layer formed at room temperature that can be up to about 2 nm thick, such as being primarily aluminum oxide in the case of aluminum and Cu2O in the case of copper. The direct cobalt comprising connection layer attachment removes the need for a barrier layer on the metal pad material (e.g., aluminum). - The cobalt comprising connection layer can be sputter deposited using a cobalt sputtering target for sputter coating on the substrate (e.g., wafer) surface. The cobalt sputtering can be performed at a relatively low temperature, such as from 25° C. to 300° C. The thickness of the cobalt comprising connection layer is generally 100 Angstroms (A) to 4 μm, such as from 0.1 μm to 1 μm thick. It is also possible for the cobalt comprising connection layer to be thicker, such as from 4 μm to 10 μm.
-
FIG. 2B is an example cross section depiction corresponding the structure afterstep 102. The cobalt comprising connection layer is shown as 210. Prior to depositing the cobalt comprisingconnection layer 210, the method can include removing the native oxide on a surface of the oxidizable uppermost metal interconnect layer with a sputter etch method (plasma process), such as aluminum oxide in the case of aluminum, so that the native oxide under the cobalt comprising connection layer may be <5 A thick. -
Step 103 comprises patterning the cobalt comprisingconnection layer 210 to provide a cobalt bond pad surface on the plurality of bond pads. A wet etch using a photoresist making pattern may be used for the patterning, including removing all but the bond pad edges of the overburden cobalt comprising connection layer above the top of the passivation layer(s) when present while preserving the cobalt comprising connection layer within the bond pad area. An example wet cobalt etch comprises phosphoric acid and nitric acid, or related acid mixtures. -
FIG. 2C is an example cross section depiction corresponding the structure after the masking portion ofstep 103 shown to the right inFIG. 2C asstep 103 1 showing apatterned masking material 251 such as photoresist.FIG. 2D is an example cross section depiction corresponding the structure after the cobalt etch portion ofstep 103 shown to the right inFIG. 2D asstep 103 2 showing the cobalt comprisingconnection layer 210 now being a patterned layer.FIG. 2E is an example cross section depiction corresponding the structure after stripping the maskingmaterial 251 after the cobalt etch portion ofstep 103 shown to the right inFIG. 2E asstep 103 3. - Step 104 comprises forming a solder material on the cobalt bond pad surface. As used herein a “solder material” refers to a fusible metal alloy used to join together metal workpieces that has a melting point below 450°
C. Step 104 may comprise a conventional soldering process, such as a conventional flux+stencil+place+solder process. The solder material may be formed directly on the cobalt bond pad surface. Typical solder materials generally include Sn and Ag, and are generally in the form of a solder bump or ball. Example particular solders compositions all found to be well-suited for proving good adherence and a low resistance contact to the cobalt comprising connection layer include Sn96.5Ag3Cu0.5, Sn63Pb37, and SnPb(35.6)Ag(2)Sb(0.4).FIG. 2F is an example cross section depiction corresponding the structure after directly forming of the solder material shown as asolder ball 257 on the cobalt bond pad surface shown to the right inFIG. 2F asstep 104. -
FIG. 3 is a cross sectional view of anIC device 300 including example bond pads having a cobalt comprisingconnection layer 210 directly on the metal bond pad areas of the oxidizable uppermost metal interconnect layer and optionally also directly on the dielectric sidewalls of the trench, according to an example embodiment. The metal stack is shown including three (3) layers of metal interconnect shown as M1, M2 and M3 damascened into ILD1, ILD2, and ILD3, respectively, on a dielectric layer over the top semiconductor surface that may be referred to as a pre-metal dielectric (PMD) 115 that is on anotherdielectric layer 116, such as a thermally grown silicon oxide layer. An uppermost fourth metal interconnect layer shown as M4 functions as an RDL which provides a plurality of bond pad metal areas shown as metalbond pad area 141 and metalbond pad area 142. A dielectric layer shown as 133 is on ILD3 that provides an etch stop, such as comprising silicon nitride. -
Plugs 121 are shown coupling M3 to M2, plugs 122 coupling M2 to M1, and plugs 123 coupling M1 tonode 109 a shown as a diffusion (e.g., n+ or p+) and to 109 b shown as a gate electrode node (circuitry not shown, with 109 b being a contact to a metal oxide semiconductor (MOS)gate 112 on agate dielectric 111 on the semiconductor surface of asubstrate 108, such as a silicon comprising surface in one embodiment. Theplugs - M4 comprises an oxidizable metal material such as aluminum shown formed into ILD4. The
barrier layer 127 shown is not needed for M4 being aluminum, but may be included for M4 comprising copper, such asbarrier layer 127 comprising Ta, TaN, Ti or TiN. Metalbond pad areas plug 124 thoughdielectric layer 133 and ILD3 to M3, and from M3 all the way to features on the semiconductor surface, such as from metalbond pad area 141 tonode 109 b. -
IC device 300 includes at least one dielectric passivation layer(s) which defines a trench over the metalbond pad areas FIG. 3 being a first dielectric layer 147 (e.g., silicon nitride or silicon oxynitride) on a second dielectric layer 146 (e.g., silicon oxide or silicon oxynitride) on an etch stop layer 145 (e.g., silicon nitride). A cobalt comprisingconnection layer 210 directly contacts the dielectric sidewalls of the trench and is directly connected to the top surface of the metalbond pad areas Solder balls 257 are shown directly on the cobalt bond pad surface provided by the cobalt comprisingconnection layer 210. As noted above disclosed embodiments recognize a cobalt comprising connection layer provides strong adhesion to dielectric layers such as silicon oxide and silicon nitride, which enables direct connection of the cobalt comprising connection layer and thus elimination of conventional barrier layer processing needed for proper adhesion to dielectric layers such as silicon oxide and silicon nitride, such as needed by conventional metals. - Optionally, a layer of another electrically conductive material may be positioned on the cobalt comprising connection layer. IC devices having disclosed cobalt bond pad surfaces directly on the metal bond pad area of the uppermost metal interconnect layer will generally reduce back end of the line (BEOL) processing cost and cycle time, such as by eliminating the need for bilayer UBM and electroplated RDL. Advantages further include because of the ability to utilize a relatively thin cobalt connection layer (which can be less than 1 μm thick), the solder material (e.g., solder ball) can be placed directly on the bond pad. Because of the reduced cobalt comprising connection layer thickness the stack height of the cobalt comprising connection layer plus the solder on the bond pad is reduced which is beneficial for height limited applications.
- Disclosed embodiments can be integrated into a variety of assembly flows to form a variety of different semiconductor IC devices and related products. The assembly can comprise single semiconductor die or multiple semiconductor die, such as (Package on Package) (PoP) configurations comprising a plurality of stacked semiconductor die. A variety of package substrates may be used. The semiconductor die may include various elements therein and/or layers thereon, including barrier layers, dielectric layers, device structures, active elements and passive elements including source regions, drain regions, bit lines, bases, emitters, collectors, conductive lines, conductive vias, etc. Moreover, the semiconductor die can be formed from a variety of processes including bipolar, insulated-gate bipolar transistor (IGBT), CMOS, BiCMOS and MEMS.
- Those skilled in the art to which this disclosure relates will appreciate that many other embodiments and variations of embodiments are possible within the scope of the claimed invention, and further additions, deletions, substitutions and modifications may be made to the described embodiments without departing from the scope of this disclosure. For example, it may be possible to substitute certain transitional metals or metal alloys such as Pt for Co provided they do not form a dielectric layer such as an oxide or nitride from the soldering process conditions and provide good solder adhesion.
Claims (20)
1. An integrated circuit (IC), comprising:
a substrate including at least one IC device formed thereon;
a plurality of metal interconnect layers including an oxidizable uppermost metal interconnect layer which provides a plurality of bond pads coupled to circuit nodes on said IC device, said plurality of bond pads including a metal bond pad area,
a cobalt comprising connection layer including a cobalt bond pad surface directly on said metal bond pad area, and
a solder material on said cobalt bond pad surface.
2. The IC of claim 1 , further comprising at least one patterned dielectric passivation layer (passivation layer) defining a trench including dielectric sidewalls above said metal bond pad area, and wherein said cobalt comprising connection layer extends directly over said dielectric sidewalls onto said passivation layer to completely cap said metal bond pad area.
3. The IC of claim 1 , wherein said uppermost metal interconnect layer comprises primarily aluminum by weight.
4. The IC of claim 1 , wherein said solder material comprises a solder ball comprising both Sn and Ag.
5. The IC of claim 1 , wherein said uppermost metal interconnect layer comprises copper by weight, titanium, or a titanium compound material.
6. The IC of claim 1 , wherein said cobalt comprising connection layer comprises at least one non-cobalt transition metal in a concentration from 2 wt. % to 60 wt. %.
7. The IC of claim 1 , wherein a thickness of said cobalt comprising connection layer is between 100 Angstroms and 2 μm thick.
8. The IC of claim 1 , wherein said substrate comprises silicon.
9. The IC of claim 1 , wherein said solder material is directly on said cobalt bond pad surface, and wherein said cobalt comprising connection layer includes at least 99% cobalt by weight.
10. An integrated circuit (IC), comprising:
a substrate having an oxidizable uppermost metal interconnect layer which provides a plurality of bond pads coupled to circuit nodes, said plurality of bond pads including a metal bond pad area;
a cobalt comprising connection layer directly on said metal bond pad area, said cobalt comprising connection layer providing a cobalt bond pad surface on said plurality of bond pads; and
a solder material directly on said cobalt bond pad surface of the cobalt comprising connection layer to form a three layer stack of the solder material directly on the cobalt comprising connection layer directly on the oxidizable uppermost metal interconnect layer.
11. The IC of claim 10 , wherein said substrate further includes at least one patterned passivation layer defining a trench including dielectric sidewalls above said metal bond pad area, and wherein said cobalt comprising connection layer extends directly over said dielectric sidewalls onto said passivation layer to completely cap said metal bond pad area.
12. The IC of claim 10 , wherein said uppermost metal interconnect layer comprises primarily aluminum by weight.
13. The IC of claim 10 , wherein said solder material comprises a solder ball that comprises Sn and Ag.
14. The IC of claim 10 , wherein said uppermost metal interconnect layer comprises primarily copper by weight, titanium, or a titanium compound material.
15. The IC of claim 10 , wherein said cobalt comprising connection layer comprises at least one non-cobalt transition metal in a concentration from 2 wt. % to 60 wt. %.
16. The IC of claim 10 , wherein a thickness of said cobalt comprising connection layer is between 100 Angstroms and 2 μm thick.
17. The IC of claim 10 , wherein said cobalt comprising connection layer includes at least 99% cobalt by weight.
18. An integrated circuit (IC), comprising:
a plurality of bond pads coupled to circuit nodes on a substrate, said plurality of bond pads including a metal bond pad area comprising primarily aluminum;
a cobalt comprising connection layer directly on said aluminum metal bond pad area, the cobalt comprising connection layer having a cobalt bond pad surface on said plurality of bond pads; and
a solder ball directly on the cobalt bond pad surface of the cobalt comprising connection layer to form a three layer stack of the solder ball directly on the cobalt comprising connection layer which is directly on the aluminum of the metal bond pad area, wherein the solder ball comprises Sn and Ag.
19. The IC of claim 18 , wherein said substrate further includes at least one passivation layer defining a trench including dielectric sidewalls above said metal bond pad area, and wherein said cobalt comprising connection layer extends directly over said dielectric sidewalls onto said passivation layer to completely cap said metal bond pad area.
20. The IC of claim 18 , wherein said cobalt comprising connection layer comprises at least one non-cobalt transition metal in a concentration from 2 wt. % to 60 wt. %.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/936,748 US20180218993A1 (en) | 2015-03-23 | 2018-03-27 | Metal bond pad with cobalt interconnect layer and solder thereon |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/665,799 US9960135B2 (en) | 2015-03-23 | 2015-03-23 | Metal bond pad with cobalt interconnect layer and solder thereon |
US15/936,748 US20180218993A1 (en) | 2015-03-23 | 2018-03-27 | Metal bond pad with cobalt interconnect layer and solder thereon |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/665,799 Division US9960135B2 (en) | 2015-03-23 | 2015-03-23 | Metal bond pad with cobalt interconnect layer and solder thereon |
Publications (1)
Publication Number | Publication Date |
---|---|
US20180218993A1 true US20180218993A1 (en) | 2018-08-02 |
Family
ID=56975786
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/665,799 Active US9960135B2 (en) | 2015-03-23 | 2015-03-23 | Metal bond pad with cobalt interconnect layer and solder thereon |
US15/936,748 Abandoned US20180218993A1 (en) | 2015-03-23 | 2018-03-27 | Metal bond pad with cobalt interconnect layer and solder thereon |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/665,799 Active US9960135B2 (en) | 2015-03-23 | 2015-03-23 | Metal bond pad with cobalt interconnect layer and solder thereon |
Country Status (5)
Country | Link |
---|---|
US (2) | US9960135B2 (en) |
EP (1) | EP3275009A4 (en) |
JP (1) | JP2018511180A (en) |
CN (1) | CN107431000A (en) |
WO (1) | WO2016154315A1 (en) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9971970B1 (en) * | 2015-04-27 | 2018-05-15 | Rigetti & Co, Inc. | Microwave integrated quantum circuits with VIAS and methods for making the same |
US10160639B2 (en) * | 2016-06-27 | 2018-12-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure for MEMS Device |
US10131541B2 (en) | 2016-07-21 | 2018-11-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | MEMS devices having tethering structures |
US11121301B1 (en) | 2017-06-19 | 2021-09-14 | Rigetti & Co, Inc. | Microwave integrated quantum circuits with cap wafers and their methods of manufacture |
KR20230128399A (en) * | 2017-11-28 | 2023-09-04 | 소니 세미컨덕터 솔루션즈 가부시키가이샤 | Semiconductor device and manufacturing method for semiconductor device |
US10546852B2 (en) * | 2018-05-03 | 2020-01-28 | Qualcomm Incorporated | Integrated semiconductor devices and method of fabricating the same |
US10840185B2 (en) | 2019-03-05 | 2020-11-17 | Texas Instruments Incorporated | Semiconductor device with vias having a zinc-second metal-copper composite layer |
US11676920B2 (en) | 2021-01-26 | 2023-06-13 | United Microelectronics Corp. | Semiconductor device and method for fabricating the same |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070023919A1 (en) * | 2005-07-29 | 2007-02-01 | Mou-Shiung Lin | Bonding pad on ic substrate and method for making the same |
US20080003803A1 (en) * | 2006-06-30 | 2008-01-03 | Pei-Haw Tsao | Semiconductor package substrate for flip chip packaging |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5260234A (en) | 1990-12-20 | 1993-11-09 | Vlsi Technology, Inc. | Method for bonding a lead to a die pad using an electroless plating solution |
US5344793A (en) | 1993-03-05 | 1994-09-06 | Siemens Aktiengesellschaft | Formation of silicided junctions in deep sub-micron MOSFETs by defect enhanced CoSi2 formation |
JPH11340265A (en) * | 1998-05-22 | 1999-12-10 | Sony Corp | Semiconductor device and its manufacture |
US6452271B2 (en) | 1998-07-31 | 2002-09-17 | Micron Technology, Inc. | Interconnect component for a semiconductor die including a ruthenium layer and a method for its fabrication |
US6534192B1 (en) * | 1999-09-24 | 2003-03-18 | Lucent Technologies Inc. | Multi-purpose finish for printed wiring boards and method of manufacture of such boards |
DE10231385B4 (en) * | 2001-07-10 | 2007-02-22 | Samsung Electronics Co., Ltd., Suwon | Semiconductor chip with bond pads and associated multi-chip package |
US20040096592A1 (en) | 2002-11-19 | 2004-05-20 | Chebiam Ramanan V. | Electroless cobalt plating solution and plating techniques |
US7064446B2 (en) * | 2004-03-29 | 2006-06-20 | Intel Corporation | Under bump metallization layer to enable use of high tin content solder bumps |
US7410833B2 (en) * | 2004-03-31 | 2008-08-12 | International Business Machines Corporation | Interconnections for flip-chip using lead-free solders and having reaction barrier layers |
US8399989B2 (en) * | 2005-07-29 | 2013-03-19 | Megica Corporation | Metal pad or metal bump over pad exposed by passivation layer |
US8771804B2 (en) * | 2005-08-31 | 2014-07-08 | Lam Research Corporation | Processes and systems for engineering a copper surface for selective metal deposition |
KR100804392B1 (en) * | 2005-12-02 | 2008-02-15 | 주식회사 네패스 | Semiconductor package and fabrication method thereof |
US20070158199A1 (en) * | 2005-12-30 | 2007-07-12 | Haight Scott M | Method to modulate the surface roughness of a plated deposit and create fine-grained flat bumps |
US8367543B2 (en) * | 2006-03-21 | 2013-02-05 | International Business Machines Corporation | Structure and method to improve current-carrying capabilities of C4 joints |
US7752996B2 (en) * | 2006-05-11 | 2010-07-13 | Lam Research Corporation | Apparatus for applying a plating solution for electroless deposition |
US7498646B2 (en) * | 2006-07-19 | 2009-03-03 | Advanced Chip Engineering Technology Inc. | Structure of image sensor module and a method for manufacturing of wafer level package |
TWI370515B (en) * | 2006-09-29 | 2012-08-11 | Megica Corp | Circuit component |
US20090174069A1 (en) * | 2008-01-04 | 2009-07-09 | National Semiconductor Corporation | I/o pad structure for enhancing solder joint reliability in integrated circuit devices |
US8158519B2 (en) | 2008-10-20 | 2012-04-17 | Eon Silicon Solution Inc. | Method of manufacturing non-volatile memory cell using self-aligned metal silicide |
US20100099250A1 (en) * | 2008-10-21 | 2010-04-22 | Samsung Electronics Co., Ltd. | Methods of Forming Integrated Circuit Contact Pads Using Electroless Plating of Diffusion Barrier Layers |
MY164452A (en) * | 2009-01-29 | 2017-12-15 | Jx Nippon Mining & Metals Corp | Rolled copper foil or electrolytic copper foil for electronic circuit, and method of forming electronic circuit using same |
US8563396B2 (en) * | 2011-01-29 | 2013-10-22 | International Business Machines Corporation | 3D integration method using SOI substrates and structures produced thereby |
US9012265B2 (en) * | 2012-03-26 | 2015-04-21 | Ge Yi | Magnet assisted alignment method for wafer bonding and wafer level chip scale packaging |
KR101890711B1 (en) * | 2012-05-03 | 2018-08-22 | 에스케이하이닉스 주식회사 | Package of electronic device with bump buffer spring pad and method for manufacturing the same |
US9716035B2 (en) * | 2014-06-20 | 2017-07-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Combination interconnect structure and methods of forming same |
TWI550803B (en) * | 2015-02-17 | 2016-09-21 | 南茂科技股份有限公司 | Packaged semiconductor devices |
-
2015
- 2015-03-23 US US14/665,799 patent/US9960135B2/en active Active
-
2016
- 2016-03-23 CN CN201680018085.3A patent/CN107431000A/en active Pending
- 2016-03-23 EP EP16769611.1A patent/EP3275009A4/en active Pending
- 2016-03-23 JP JP2017550148A patent/JP2018511180A/en active Pending
- 2016-03-23 WO PCT/US2016/023785 patent/WO2016154315A1/en active Application Filing
-
2018
- 2018-03-27 US US15/936,748 patent/US20180218993A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070023919A1 (en) * | 2005-07-29 | 2007-02-01 | Mou-Shiung Lin | Bonding pad on ic substrate and method for making the same |
US20080003803A1 (en) * | 2006-06-30 | 2008-01-03 | Pei-Haw Tsao | Semiconductor package substrate for flip chip packaging |
Also Published As
Publication number | Publication date |
---|---|
CN107431000A (en) | 2017-12-01 |
EP3275009A1 (en) | 2018-01-31 |
WO2016154315A1 (en) | 2016-09-29 |
EP3275009A4 (en) | 2018-10-17 |
JP2018511180A (en) | 2018-04-19 |
US9960135B2 (en) | 2018-05-01 |
US20160284656A1 (en) | 2016-09-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20180218993A1 (en) | Metal bond pad with cobalt interconnect layer and solder thereon | |
US20240105654A1 (en) | Method of making semiconductor device and semiconductor device | |
US10276532B2 (en) | Three-dimensional chip stack and method of forming the same | |
CN102142418B (en) | Semiconductor structure and manufacturing method of semiconductor device | |
TWI442532B (en) | Integrated circuit devices and packaging assembly | |
CN103000598B (en) | Elongation projection cube structure in semiconductor device | |
US9373596B2 (en) | Passivated copper chip pads | |
US8039385B1 (en) | IC devices having TSVS including protruding tips having IMC blocking tip ends | |
TWI502667B (en) | Joint structure of semiconductor device and method of forming semiconductor device | |
US7919859B2 (en) | Copper die bumps with electromigration cap and plated solder | |
US20110227216A1 (en) | Under-Bump Metallization Structure for Semiconductor Devices | |
CN102201375A (en) | Integrated circuit device and packaging assembly | |
TW201222752A (en) | Packaging assembly, integrated circuit device and method of forming the same | |
CN103066043B (en) | Semiconductor package part | |
US20160148883A1 (en) | Bond Pad Having Ruthenium Covering Passivation Sidewall | |
US9082649B2 (en) | Passivation process to prevent TiW corrosion |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TEXAS INSTRUMENTS DEUTSCHLAND GMBH;REEL/FRAME:055314/0255 Effective date: 20210215 |