US20180160547A1 - Method of manufacturing substrate and substrate - Google Patents

Method of manufacturing substrate and substrate Download PDF

Info

Publication number
US20180160547A1
US20180160547A1 US15/806,385 US201715806385A US2018160547A1 US 20180160547 A1 US20180160547 A1 US 20180160547A1 US 201715806385 A US201715806385 A US 201715806385A US 2018160547 A1 US2018160547 A1 US 2018160547A1
Authority
US
United States
Prior art keywords
conductive layer
hole
substrate according
manufacturing
electric conductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US15/806,385
Other versions
US10009998B1 (en
Inventor
Norikazu Ozaki
Hiroshi Miyao
Satoru Hasegawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fict Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Assigned to FUJITSU LIMITED reassignment FUJITSU LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HASEGAWA, SATORU, MIYAO, HIROSHI, OZAKI, NORIKAZU
Publication of US20180160547A1 publication Critical patent/US20180160547A1/en
Application granted granted Critical
Publication of US10009998B1 publication Critical patent/US10009998B1/en
Assigned to FUJITSU INTERCONNECT TECHNOLOGIES LIMITED reassignment FUJITSU INTERCONNECT TECHNOLOGIES LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FUJITSU LIMITED
Assigned to FICT LIMITED reassignment FICT LIMITED CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: FUJITSU INTERCONNECT TECHNOLOGIES LIMITED
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4046Through-connections; Vertical interconnect access [VIA] connections using auxiliary conductive elements, e.g. metallic spheres, eyelets, pieces of wire
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/115Via connections; Lands around holes or via connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0011Working of insulating substrates or insulating layers
    • H05K3/0044Mechanical working of the substrate, e.g. drilling or punching
    • H05K3/0047Drilling of holes
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4084Through-connections; Vertical interconnect access [VIA] connections by deforming at least one of the conductive layers
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42Plated through-holes or plated via connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/10242Metallic cylinders
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/10295Metallic connector elements partly mounted in a hole of the PCB
    • H05K2201/10303Pin-in-hole mounted pins
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/10401Eyelets, i.e. rings inserted into a hole through a circuit board
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/10409Screws
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/02Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
    • H05K2203/0278Flat pressure, e.g. for connecting terminals with anisotropic conductive adhesive
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/306Lead-in-hole components, e.g. affixing or retention before soldering, spacing means

Definitions

  • the embodiments discussed herein are directed to a method of manufacturing a substrate and a substrate.
  • a so-called thick copper substrate has attracted attention as a printed-circuit board corresponding to large current.
  • a base is formed by stacking a plurality of copper layers having a thickness of, for example, 70 ⁇ m or more via insulating resin layers (for example, glass epoxy resin layers).
  • the base is formed with a plurality of through holes, and a copper plating layer connected to the copper layers is formed on an inner wall surface of the through hole.
  • a terminal is inserted and bonded by solder filled in the through hole.
  • Patent Document 1 Japanese Laid-open Patent Publication No. 2009-16662
  • Patent Document 2 Japanese Laid-open Patent Publication No. 2007-180079
  • Patent Document 3 Japanese Laid-open Patent Publication No. 2006-156435
  • Patent Document 4 Japanese Laid-open Patent Publication No. 5-304223
  • a method of fixing the terminal in the through hole of the printed-circuit board without adhering it using solder for example, a method using a press-fit pin as the terminal is devised.
  • the press-fit pin is inserted into and fixed to the through hole without requiring solder bonding.
  • the press-fit pin is brought into contact with and fix to, by its mechanical resilient restoring force, a copper plating layer in the through hole into which the press-fit pin is inserted.
  • Another problem is that, in the case of using the terminal such as the press-fit pin or the like in the thick copper substrate, if the copper plating layer on the inner wall surface of the through hole is thin, cracks occur due to thermal stress in the copper plating layer, caused by a difference in coefficient of thermal expansion between the copper layer and the resin layer.
  • the plating method is low in accuracy of controlling the thickness of the copper plating layer and therefore has a difficulty in obtaining a hole diameter with a desired accuracy corresponding to the terminal such as the press-fit pin or the like.
  • the copper plating layer is formed from the inner wall side surface of the through hole of the thick copper substrate to parts of the front and rear surfaces of the base, so that when the copper plating layer is formed thick, the front and rear surface parts become also thick. Therefore, the patterning property of the copper plating layer decreases, resulting in difficulty in microfabrication.
  • the thickness of the copper plating layer is proportional to the plating treatment time, forming the copper plating layer thick leads to a significant decrease in productivity.
  • a method of manufacturing a substrate includes: forming a first hole, the first hole penetrating a base; forming a conductive layer, the conductive layer covering an inner wall side surface of the first hole; inserting a columnar electric conductor into the first hole formed with the conductive layer; applying pressure in a vertical direction to the columnar electric conductor; and forming a second hole in the columnar electric conductor.
  • a substrate in one aspect, includes: a base including a first hole being a through hole; a first conductive layer covering an inner wall side surface of the first hole; and a second conductive layer covering a side surface of the first conductive layer and including a second hole, wherein the second conductive layer is different in crystalline structure from the first conductive layer and has a Vickers hardness of a value of 30 Hv or more.
  • FIGS. 1A to 1D are schematic sectional views illustrating a method of manufacturing a thick copper substrate according to a first embodiment in order of steps;
  • FIGS. 2A to 2C are schematic sectional views illustrating the method of manufacturing the thick copper substrate according to the first embodiment in order of steps, subsequent to FIGS. 1A to 1D ;
  • FIGS. 3A and 3B are photographs indicating a pressure bonding state between a Cu layer formed by the plating method and a Cu coin;
  • FIGS. 4A to 4C are schematic sectional views illustrating main steps of a method of manufacturing a thick copper substrate according to a modified example 1 of the first embodiment
  • FIGS. 5A to 5C are schematic sectional views illustrating main steps of a method of manufacturing a thick copper substrate according to a modified example 2 of the first embodiment
  • FIGS. 6A and 6B are schematic sectional views illustrating the main steps of the method of manufacturing the thick copper substrate according to the modified example of the first embodiment, subsequent to FIGS. 5A to 5C ;
  • FIGS. 7A and 7B are schematic sectional views illustrating main steps of a method of manufacturing a thick copper substrate according to a second embodiment
  • FIG. 8 is a schematic plan view illustrating another example of the thick copper substrate.
  • FIGS. 9A and 9B are schematic views illustrating a schematic configuration of an inverter according to a third embodiment.
  • a thick copper substrate is disclosed as a printed-circuit board and its configuration will be explained together with a manufacturing method thereof.
  • FIGS. 1A to 1D and FIGS. 2A to 2C are schematic sectional views illustrating the method of manufacturing the thick copper substrate according to this embodiment in order of steps.
  • a base 1 of the thick copper substrate is prepared.
  • the base 1 is formed of, for example, a plurality of copper layers 2 having a predetermined thickness of 70 ⁇ m or more stacked via insulating resin layers (for example, glass epoxy resin layers) 3 .
  • a PTH (Plated Through Hole) 11 is formed in the base 1 .
  • a first through hole 11 a is formed as a first hole in the base 1 .
  • a Cu layer is formed on the front surface and the rear surface of the base 1 including an inner wall side surface of the first through hole 11 a by the plating method.
  • the Cu layer is formed into a thickness of a value in a range of about 40 ⁇ m or more and 70 ⁇ m or less, for example, about 70 ⁇ m.
  • patterning is performed on the front surface and the rear surface of the base 1 to remove a part of the Cu layer to thereby form a first conductive layer 11 b extending from the inner wall side surface of the first through hole 11 a up to parts on the front surface and on the rear surface of the base 1 .
  • the first conductive layer 11 b a stacked structure of Cu/Ni/Au (Cu is at the lowermost layer) in place of forming the CU layer.
  • the PTH 11 including the first conductive layer 11 b covering the inner wall side surface of the first through hole 11 a is formed.
  • a Cu coin 12 is inserted into the PTH 11 .
  • the Cu coin 12 being a columnar Cu material is used as a columnar electric conductor to be inserted into the PTH 11 .
  • the Cu coin 12 is formed to have a length slightly larger than the thickness of the base 1 , a cross-sectional shape in the same shape (circular shape here) as that of the first through hole 11 a , and a diameter slightly smaller than the diameter of the PTH 11 (diameter of the first through hole 11 a via the first conductive layer 11 b ).
  • the Cu coin 12 has a Vickers hardness of a value in a range of 30 Hv or more and 400 Hv or less, here, about 100 Hv.
  • the base 1 with the Cu coin 12 inserted into the PTH 11 is mounted and fixed onto a support table 10 a .
  • a pressing plate 10 b is placed on the upper surface of the base 1 , and applies pressure downward.
  • the Cu coin 12 is reduced in length and expanded in diameter and thereby pressure-bonded to the first conductive layer 11 b.
  • FIGS. 3A and 3B are photographs indicating a pressure bonding state between the Cu layer formed by the plating method and the Cu coin, and FIG. 3B indicates an enlarged appearance in a rectangular frame in FIG. 3A .
  • Both of the first conductive layer 11 b and the Cu coin 12 are made of the same Cu as a material in this embodiment, but the Cu material of the Cu coin 12 changes in quality due to the application of the pressure. As a result, the Cu coin 12 becomes different in crystalline state from the first conductive layer 11 b formed by the plating method, and its crystal grains become larger than those of the first conductive layer 11 b . Since the Cu coin 12 is pressure-bonded to the first conductive layer 11 b , the first conductive layer 11 b and the Cu coin 12 are brought into a close contact state without any gap therebetween on the inner wall side surface of the PTH 11 .
  • a second through hole 12 a is formed as a second hole in the Cu coin 12 .
  • the thick copper substrate according to this embodiment is formed.
  • the second through hole 12 a is formed using a drill 20 at a central portion of the Cu coin 12 .
  • the drilling work is high in working accuracy and provides a pore diameter tolerance of about ⁇ 30 ⁇ m or less.
  • the second through hole 12 a is formed into, for example, a desired diameter of about 1.0 mm ⁇ 30 ⁇ m.
  • a second conductive layer 12 b composed of Cu covering the side surface (inner wall side surface of the PTH 11 ) of the first conductive layer 11 b is formed as illustrated in FIG. 2B .
  • the second conductive layer 12 b is formed into a thickness of, for example, about 400 ⁇ m and is brought into close contact with and fixed to the side surface of the first conductive layer 11 b.
  • a press-fit pin 13 as a terminal is inserted into and fixed to the second through hole 12 a.
  • the press-fit pin 13 is made to be attachable to and detachable from the second through hole 12 a , and is brought into contact with and fix to, by its mechanical resilient restoring force, the side surface of the second conductive layer 12 b inside the second through hole 12 a in which the press-fit pin 13 is inserted.
  • the second conductive layer 12 b in close contact with the side surface of the first conductive layer 11 b in the PTH 11 is formed without the first conductive layer 11 b being formed thick, thereby securing the conductive layer thickness on the inner wall side surface of the PTH 11 .
  • the second conductive layer 12 b protects the first conductive layer 11 b to suppress occurrence of cracks in the first conductive layer 11 b . Since the first conductive layer 11 b made by the plating method is formed thin, the first conductive layer 11 b can be easily formed into a fine pattern without deteriorating the productivity of plating.
  • the second conductive layer 12 b being a conductive layer with which the press-fit pin 13 comes into contact has a Vickers hardness set to a value in a range of 30 Hv or more and 400 Hv or less.
  • the conductive layer is required to have hardness to withstand a load in inserting the press-fit pin 13 (at a level of maintaining desired connection reliability even when receiving pressure contact from the press-fit pin 13 ).
  • the lower limit value of the hardness is evaluated to be about 30 Hv in Vickers hardness.
  • the conductive layer is too hard, appropriate press fitting of the Cu coin 12 into the PTH 11 becomes difficult at the step in FIG. 1D .
  • the upper limit value of the hardness is evaluated to be about 400 Hv in Vickers hardness.
  • Cu being a conductive material having a Vickers hardness of a value in a range of 30 Hv or more and 400 Hv or less is used as the material of the second conductive layer 12 b .
  • the second conductive layer 12 b is surely brought into close contact with and fixed to the first conductive layer 11 b to suppress occurrence of cracks in the first conductive layer 11 b and realize a thick copper substrate securing the connection reliability even if the press-fit pin 13 is inserted thereinto and fixed thereto.
  • the second conductive layer 12 b covering the side surface of the first conductive layer 11 b is formed to increase the conductive layer thickness on the inner wall side surface of the PTH 11 , thereby increasing also the amount of current allowed to flow through one PTH 11 . This makes it possible to reduce the number of PTHs 11 required for desired current to flow, thereby improving the degree of freedom in substrate design.
  • the second conductive layer 12 b with a desired thickness is accurately secured on the inner wall side surface of the PTH 11 without using solder. This realizes a thick copper substrate in which the press-fit pin 13 can be inserted into and fixed to the second through hole 12 a with high connection reliability without damaging the first conductive layer 11 b.
  • a thick copper substrate is disclosed as in the first embodiment, but is different from the first embodiment in that the second hole formed in the Cu coin is different.
  • FIGS. 4A to 4C are schematic sectional views illustrating main steps of a method of manufacturing the thick copper substrate according to the modified example 1 of the first embodiment. Note that the same components as those of the thick copper substrate according to the first embodiment are denoted by the same numerals, and detailed explanation thereof will be omitted.
  • the Cu coin 12 is pressure-bonded to the first conductive layer 11 b.
  • a non-through hole 12 c not penetrating the Cu coin 12 is formed as a second hole in the Cu coin 12 .
  • the thick copper substrate according to this embodiment is formed.
  • the non-through hole 12 c is formed by working a central portion of the Cu coin 12 using the drill 20 down to a middle in the length direction of the Cu coin 12 , for example, about half in the length direction.
  • the drilling work is high in working accuracy and provides a pore diameter tolerance of about ⁇ 30 ⁇ m or less.
  • the non-through hole 12 c is formed into, for example, a desired diameter of about 1.0 mm ⁇ 30 ⁇ m.
  • a second conductive layer 12 d composed of Cu having a bottom portion and covering the side surface (inner wall side surface of the PTH 11 ) of the first conductive layer 11 b is formed as illustrated in FIG. 4B .
  • the second conductive layer 12 d has a side surface portion formed into a thickness of, for example, about 400 ⁇ m and is brought into close contact with and fixed to the side surface of the first conductive layer 11 b.
  • the press-fit pin 13 is made to be attachable to and detachable from the non-through hole 12 c , and is brought into contact with and fix to, by its mechanical resilient restoring force, the side surface of the second conductive layer 12 d inside the non-through hole 12 c in which the press-fit pin 13 is inserted.
  • the second conductive layer 12 d in close contact with the side surface of the first conductive layer 11 b in the PTH 11 is formed without the first conductive layer 11 b being formed thick, thereby securing the conductive layer thickness on the inner wall side surface of the PTH 11 .
  • the second conductive layer 12 d protects the first conductive layer 11 b to suppress occurrence of cracks in the first conductive layer 11 b . Since the first conductive layer 11 b made by the plating method is formed thin, the first conductive layer 11 b can be easily formed into a fine pattern without deteriorating the productivity of plating.
  • the conductive layer with which the press-fit pin 13 comes into contact here, the second conductive layer 12 d has a Vickers hardness set to a value in a range of 30 Hv or more and 400 Hv or less.
  • the conductive layer is required to have hardness to withstand a load in inserting the press-fit pin 13 (at a level of maintaining desired connection reliability even when receiving pressure contact from the press-fit pin 13 ).
  • the lower limit value of the hardness is evaluated to be about 30 Hv in Vickers hardness.
  • the conductive layer is too hard, appropriate press fitting of the Cu coin 12 into the PTH 11 becomes difficult at the step in FIG. 4B .
  • the upper limit value of the hardness is evaluated to be about 400 Hv in Vickers hardness.
  • Cu being a conductive material having a Vickers hardness of a value in a range of 30 Hv or more and 400 Hv or less is used as the material of the second conductive layer 12 d .
  • the second conductive layer 12 d is surely brought into close contact with and fixed to the first conductive layer 11 b to suppress occurrence of cracks in the first conductive layer 11 b and realize a thick copper substrate securing the connection reliability even if the press-fit pin 13 is inserted thereinto and fixed thereto.
  • the second conductive layer 12 d covering the side surface of the first conductive layer 11 b is formed to increase the conductive layer thickness on the inner wall side surface of the PTH 11 , thereby increasing also the amount of current allowed to flow through one PTH 11 . This makes it possible to reduce the number of PTHs 11 required for desired current to flow, thereby improving the degree of freedom in substrate design.
  • the conductive layer (the second conductive layer 12 d ) with a desired thickness is accurately secured on the inner wall side surface of the PTH 11 without using solder. This realizes a thick copper substrate in which the press-fit pin 13 can be inserted into and fixed to the non-through hole 12 c with high connection reliability without damaging the first conductive layer 11 b.
  • a thick copper substrate is disclosed as in the first embodiment, but is different from the first embodiment in that the conductive layer formed in the PTH is different.
  • FIGS. 5A to 5C and FIGS. 6A and 6B are schematic sectional views illustrating main steps of a method of manufacturing the thick copper substrate according to the modified example 2 of the first embodiment. Note that the same components as those of the thick copper substrate according to the first embodiment are denoted by the same numerals, and detailed explanation thereof will be omitted.
  • the base 1 is formed with the PTH 11 .
  • an Al alloy coin 21 is inserted into the PTH 11 .
  • a conductive material differing from Cu of the first conductive layer 11 b here, an Al alloy is employed and the Al alloy coin 21 being a columnar Al alloy material is used as the columnar electric conductor to be inserted into the PTH 11 .
  • the Al alloy coin 21 is formed to have a length slightly larger than the thickness of the base 1 , a cross-sectional shape in the same shape (circular shape here) as that of the first through hole 11 a , and a diameter slightly smaller than the diameter of the PTH 11 (diameter of the first through hole 11 a via the first conductive layer 11 b ).
  • the Al alloy coin 21 has a Vickers hardness of a value in a range of 30 Hv or more and 400 Hv or less, here, about 150 Hv.
  • one kind selected from Al, Fe, a Cu alloy, a Ni alloy, a Fe alloy and the like other than the Al alloy may be employed as the conductive material of the columnar electric conductor, and a coin made of the conductive material may be used in this modified example.
  • the base 1 with the Al alloy coin 21 inserted into the PTH 11 is mounted and fixed onto the support table 10 a .
  • the pressing plate 10 b is placed on the upper surface of the base 1 , and applies pressure downward.
  • the Al alloy coin 21 is reduced in length and expanded in diameter and thereby pressure-bonded to the first conductive layer 11 b.
  • the pressure-bonded Al alloy coin 21 is different in crystalline state from the first conductive layer 11 b formed by the plating method. Since the Al alloy coin 21 is pressure-bonded to the first conductive layer 11 b , the first conductive layer 11 b and the Al alloy coin 21 are brought into a close contact state without any gap therebetween on the inner wall side surface of the PTH 11 . Further, since a pressure-bonding form of applying pressure to the Al alloy coin 21 inserted into the PTH 11 is taken, a dent is generated in the Al alloy coin 21 at an edge portion at the uppermost portion of the PTH 11 . This dent can be confirmed also by observing the base 1 from above.
  • a second through hole 21 a is formed in the Al alloy coin 21 .
  • the thick copper substrate according to this modified example is formed.
  • the second through hole 21 a is formed using the drill 20 at a central portion of the Al alloy coin 21 .
  • the drilling work is high in working accuracy and provides a pore diameter tolerance of about ⁇ 30 ⁇ m or less.
  • the second through hole 21 a is formed into, for example, a desired diameter of about 1.0 mm ⁇ 30 ⁇ m.
  • a second conductive layer 21 b composed of an Al alloy covering the side surface (inner wall side surface of the PTH 11 ) of the first conductive layer 11 b is formed as illustrated in FIG. 6A .
  • the second conductive layer 21 b is formed into a thickness of, for example, about 400 ⁇ m and is brought into close contact with and fixed to the side surface of the first conductive layer 11 b.
  • the press-fit pin 13 is made to be attachable to and detachable from the second through hole 21 a , and is brought into contact with and fix to, by its mechanical resilient restoring force, the side surface of the second conductive layer 21 b inside the second through hole 21 a in which the press-fit pin 13 is inserted.
  • the second conductive layer 21 b in close contact with the side surface of the first conductive layer 11 b in the PTH 11 is formed without the first conductive layer 11 b being formed thick, thereby securing the conductive layer thickness on the inner wall side surface of the PTH 11 .
  • the second conductive layer 21 b protects the first conductive layer 11 b to suppress occurrence of cracks in the first conductive layer 11 b . Since the first conductive layer 11 b made by the plating method is formed thin, the first conductive layer 11 b can be easily formed into a fine pattern without deteriorating the productivity of plating.
  • the conductive layer with which the press-fit pin 13 comes into contact here, the second conductive layer 21 b has a Vickers hardness set to a value in a range of 30 Hv or more and 400 Hv or less.
  • the conductive layer is required to have hardness to withstand a load in inserting the press-fit pin 13 (at a level of maintaining desired connection reliability even when receiving pressure contact from the press-fit pin 13 ).
  • the lower limit value of the hardness is evaluated to be about 30 Hv in Vickers hardness.
  • the conductive layer is too hard, appropriate press fitting of the Al alloy coin 21 into the PTH 11 becomes difficult at the step in FIG. 5 B.
  • the upper limit value of this hardness is evaluated to be about 400 Hv in Vickers hardness.
  • an Al alloy being a conductive material having a Vickers hardness of a value in a range of 30 Hv or more and 400 Hv or less is used as the material of the second conductive layer 21 b .
  • the second conductive layer 21 b is surely brought into close contact with and fixed to the first conductive layer 11 b to suppress occurrence of cracks in the first conductive layer 11 b and realize a thick copper substrate securing the connection reliability even if the press-fit pin 13 is inserted thereinto and fixed thereto.
  • the second conductive layer 21 b covering the side surface of the first conductive layer 11 b is formed to increase the conductive layer thickness on the inner wall side surface of the PTH 11 , thereby increasing also the amount of current allowed to flow through one PTH 11 . This makes it possible to reduce the number of PTHs 11 required for desired current to flow, thereby improving the degree of freedom in substrate design.
  • the conductive layer (the second conductive layer 21 b ) with a desired thickness is accurately secured on the inner wall side surface of the PTH 11 without using solder. This realizes a thick copper substrate in which the press-fit pin 13 can be inserted into and fixed to the second through hole 21 a with high connection reliability without damaging the first conductive layer 11 b.
  • a thick copper substrate is disclosed as in the first embodiment, but is different from the first embodiment in that a terminal inserted into and fixed to a PTH is different.
  • FIGS. 7A and 7B are schematic sectional views illustrating main steps of a method of manufacturing the thick copper substrate according to this embodiment. Note that the same components as those of the thick copper substrate according to the first embodiment are denoted by the same numerals, and detailed explanation thereof will be omitted.
  • a second conductive layer 12 b including a second through hole 12 a is formed in a base 1 to cover an inner wall side surface of a first conductive layer 11 b of the PTH 11 .
  • a thread groove 12 e is formed on an inner wall side surface of the second through hole 12 a .
  • the thick copper substrate according to this embodiment is formed.
  • the thread groove 12 e being a female thread is formed on the inner wall side surface (side surface of the second conductive layer 12 b ) of the second through hole 12 a by shaving the second through hole 12 a . In this event, it is also possible to repair the thread groove by helical insert processing.
  • a screw 22 as a terminal is engaged and fixed to the inside of the second through hole 12 a as illustrated in FIG. 7B .
  • the screw 22 is inserted into and fixed to the second through hole 12 a having the inner wall side surface formed with the thread groove 12 e .
  • the screw 22 may be used also as a fixing member of the thick copper substrate with another not-illustrated printed-circuit board or the like to connect with the printed-circuit board or the like.
  • the second conductive layer 12 b in close contact with the side surface of the first conductive layer 11 b in the PTH 11 is formed without the first conductive layer 11 b being formed thick, thereby securing the conductive layer thickness on the inner wall side surface of the PTH 11 .
  • the second conductive layer 12 b protects the first conductive layer 11 b to suppress occurrence of cracks in the first conductive layer 11 b . Since the first conductive layer 11 b made by the plating method is formed thin, the first conductive layer 11 b can be easily formed into a fine pattern without deteriorating the productivity of plating.
  • a conductive layer to which the screw 22 is engaged and fixed here, the second conductive layer 12 b has a Vickers hardness set to a value in a range of 30 Hv or more and 400 Hv or less.
  • the conductive layer is required to have hardness to withstand the processing of forming the thread groove 12 e .
  • the lower limit value of the hardness is evaluated to be about 30 Hv in Vickers hardness.
  • the upper limit value of the hardness is evaluated to be about 400 Hv in Vickers hardness.
  • Cu being a conductive material having a Vickers hardness of a value in a range of 30 Hv or more and 400 Hv or less is used as the material of the second conductive layer 12 b .
  • the second conductive layer 12 b is surely brought into close contact with and fixed to the first conductive layer 11 b to suppress occurrence of cracks in the first conductive layer 11 b and realize a thick copper substrate securing the connection reliability even if the thread groove 12 e is formed therein.
  • the second conductive layer 12 b covering the side surface of the first conductive layer 11 b is formed to increase the conductive layer thickness on the inner wall side surface of the PTH 11 , thereby increasing also the amount of current allowed to flow through one PTH 11 . This makes it possible to reduce the number of PTHs 11 required for desired current to flow, thereby improving the degree of freedom in substrate design.
  • the first conductive layer 11 b can be easily formed into a fine pattern without deteriorating the productivity of plating.
  • the conductive layer (second conductive layer 12 b ) with a desired thickness is accurately secured on the inner wall side surface of the PTH 11 without using solder (having a Vickers hardness of 20 Hv or less).
  • solder having a Vickers hardness of 20 Hv or less.
  • one kind of conductive material selected from Al, Ni, Fe, a Cu alloy, an Al alloy, a Ni alloy, a Fe alloy and the like in place of and different from Cu may be employed as the second conductive layer formed in the PTH 11 also in the second embodiment, as in the modified example 2 of the first embodiment.
  • a non-through hole not penetrating the Cu coin 12 may be formed as a second hole in the Cu coin 12 (Al alloy coin 21 ) as in the modified example 1 of the first embodiment.
  • the second through hole 12 a ( 21 a ) or the non-through hole 12 c is formed in a circular shape corresponding to the press-fit pin 13 (screw 22 ) in the first and second embodiments and modified examples, but the first through hole 11 a may be formed in a shape different from that of the second through hole 12 a ( 21 a ) or the non-through hole 12 c .
  • Conceivable examples of the shape include a rectangular shape, an elliptical shape and so on. In the case of the rectangular shape, the shape is desirably made to have corners rounded in order to prevent breakage or the like in press-fitting the coin made of conductive material into the PTH.
  • FIG. 8 One example is illustrated in FIG. 8 .
  • the case of the first embodiment is exemplified here.
  • Press-fit pins 13 inserted into a plurality of adjacent second through holes 12 a formed in the same second conductive layer 12 b are set at the same potential.
  • the first through hole 11 a is formed, for example, into a rectangular shape with rounded corners, the first conductive layer 11 b is formed by plating, and then the Cu coin 12 is inserted into the PTH 11 .
  • the Cu coin 12 is a columnar Cu material and has a length slightly larger than the thickness of the base 1 , a cross-sectional shape being the same rectangular shape as that of the first through hole 11 a , and a size slightly smaller than the size of the PTH 11 . Pressure is applied to the Cu coin 12 from above and below to pressure-bond the Cu coin 12 to the first conductive layer 11 b . Then, a plurality of (four, here) second through holes 12 a are formed in the Cu coin 12 .
  • an inverter is disclosed to which the thick copper substrate according to the first embodiment or its modified example is applied.
  • FIGS. 9A and 9B are schematic views illustrating a schematic configuration of the inverter according to this embodiment, FIG. 9A is a sectional view and FIG. 9B is a plan view.
  • This inverter includes a power module 31 , a thick copper substrate 32 on which various components are mounted.
  • the power module 31 is a power semiconductor element made by combining a plurality of functional elements such as a transistor, a diode, a thyristor and so on.
  • the thick copper substrate 32 is a thick copper substrate according to the first embodiment or its modified example.
  • FIGS. 9A and 9B illustrate, for example, the thick copper substrate according to the first embodiment.
  • an input terminal 33 On the surface of the thick copper substrate 32 , an input terminal 33 , an output terminal 34 , an input capacitor 35 , a three-layer reactor 36 , a control unit 37 of the power module 31 , and a control signal transmission unit 38 are mounted.
  • the control unit 37 is electrically connected to the top of the thick copper substrate 32 via connectors 39 a
  • the control signal transmission unit 38 is electrically connected to the top of the control unit 37 via connectors 39 b.
  • the thick copper substrate 32 is formed with a plurality of PTHs, and the press-fit pins 13 are inserted into and fixed to the PTHs respectively. These press-fit pins 13 electrically connect the power module 31 with the thick copper substrate 32 .
  • a substrate in which a conductive layer having a desired thickness is secured with high accuracy on an inner wall side surface of a through hole without using solder and a terminal can be inserted into and fixed to the through hole with high connection reliability, is realized.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Coupling Device And Connection With Printed Circuit (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

A first through hole is formed in a base, a conductive layer covering an inner wall side surface of the first through hole is formed, a columnar electric conductor having a Vickers hardness of a value in a range of 30 Hv or more and 400 Hv or less is inserted into the first through hole formed with the conductive layer, pressure is applied in a vertical direction to the columnar electric conductor, and a second through hole is formed in the columnar electric conductor.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This application is based upon and claims the benefit of priority of the prior Japanese Patent Application No. 2016-235436, filed on Dec. 2, 2016, the entire contents of which are incorporated herein by reference.
  • FIELD
  • The embodiments discussed herein are directed to a method of manufacturing a substrate and a substrate.
  • BACKGROUND
  • Conventionally, a so-called thick copper substrate has attracted attention as a printed-circuit board corresponding to large current. In the thick copper substrate, a base is formed by stacking a plurality of copper layers having a thickness of, for example, 70 μm or more via insulating resin layers (for example, glass epoxy resin layers). The base is formed with a plurality of through holes, and a copper plating layer connected to the copper layers is formed on an inner wall surface of the through hole. Into the through hole, a terminal is inserted and bonded by solder filled in the through hole.
  • Patent Document 1: Japanese Laid-open Patent Publication No. 2009-16662
  • Patent Document 2: Japanese Laid-open Patent Publication No. 2007-180079
  • Patent Document 3: Japanese Laid-open Patent Publication No. 2006-156435
  • Patent Document 4: Japanese Laid-open Patent Publication No. 5-304223
  • In recent years, a method of fixing the terminal in the through hole of the printed-circuit board without adhering it using solder, for example, a method using a press-fit pin as the terminal is devised. In this case, the press-fit pin is inserted into and fixed to the through hole without requiring solder bonding. The press-fit pin is brought into contact with and fix to, by its mechanical resilient restoring force, a copper plating layer in the through hole into which the press-fit pin is inserted.
  • In the case of fixing the terminal such as a press-fit pin into the through hole of the printed-circuit board without using solder, a part of a side surface of the copper plating layer is damaged (slightly chipped away, deformed or the like) inside the through hole in inserting the press-fit pin or the like. When the copper plating layer is thin, influence due to the damage to the copper plating layer in inserting the press-fit pin or the like is big, bringing about a problem of failing to secure connection reliability of the press-fit pin or the like.
  • Another problem is that, in the case of using the terminal such as the press-fit pin or the like in the thick copper substrate, if the copper plating layer on the inner wall surface of the through hole is thin, cracks occur due to thermal stress in the copper plating layer, caused by a difference in coefficient of thermal expansion between the copper layer and the resin layer.
  • To address the above problems, a measure of forming the copper plating layer thick is conceivable. However, this measure has the following problem.
  • The plating method is low in accuracy of controlling the thickness of the copper plating layer and therefore has a difficulty in obtaining a hole diameter with a desired accuracy corresponding to the terminal such as the press-fit pin or the like. Further, the copper plating layer is formed from the inner wall side surface of the through hole of the thick copper substrate to parts of the front and rear surfaces of the base, so that when the copper plating layer is formed thick, the front and rear surface parts become also thick. Therefore, the patterning property of the copper plating layer decreases, resulting in difficulty in microfabrication. Besides, since the thickness of the copper plating layer is proportional to the plating treatment time, forming the copper plating layer thick leads to a significant decrease in productivity.
  • SUMMARY
  • In one aspect, a method of manufacturing a substrate includes: forming a first hole, the first hole penetrating a base; forming a conductive layer, the conductive layer covering an inner wall side surface of the first hole; inserting a columnar electric conductor into the first hole formed with the conductive layer; applying pressure in a vertical direction to the columnar electric conductor; and forming a second hole in the columnar electric conductor.
  • In one aspect, a substrate includes: a base including a first hole being a through hole; a first conductive layer covering an inner wall side surface of the first hole; and a second conductive layer covering a side surface of the first conductive layer and including a second hole, wherein the second conductive layer is different in crystalline structure from the first conductive layer and has a Vickers hardness of a value of 30 Hv or more.
  • The object and advantages of the invention will be realized and attained by means of the elements and combinations particularly pointed out in the claims.
  • It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are not restrictive of the invention.
  • BRIEF DESCRIPTION OF DRAWINGS
  • FIGS. 1A to 1D are schematic sectional views illustrating a method of manufacturing a thick copper substrate according to a first embodiment in order of steps;
  • FIGS. 2A to 2C are schematic sectional views illustrating the method of manufacturing the thick copper substrate according to the first embodiment in order of steps, subsequent to FIGS. 1A to 1D;
  • FIGS. 3A and 3B are photographs indicating a pressure bonding state between a Cu layer formed by the plating method and a Cu coin;
  • FIGS. 4A to 4C are schematic sectional views illustrating main steps of a method of manufacturing a thick copper substrate according to a modified example 1 of the first embodiment;
  • FIGS. 5A to 5C are schematic sectional views illustrating main steps of a method of manufacturing a thick copper substrate according to a modified example 2 of the first embodiment;
  • FIGS. 6A and 6B are schematic sectional views illustrating the main steps of the method of manufacturing the thick copper substrate according to the modified example of the first embodiment, subsequent to FIGS. 5A to 5C;
  • FIGS. 7A and 7B are schematic sectional views illustrating main steps of a method of manufacturing a thick copper substrate according to a second embodiment;
  • FIG. 8 is a schematic plan view illustrating another example of the thick copper substrate; and
  • FIGS. 9A and 9B are schematic views illustrating a schematic configuration of an inverter according to a third embodiment.
  • DESCRIPTION OF EMBODIMENTS
  • Hereinafter, preferred embodiments will be explained in detail with reference to accompanying drawings.
  • First Embodiment
  • In this embodiment, a thick copper substrate is disclosed as a printed-circuit board and its configuration will be explained together with a manufacturing method thereof.
  • FIGS. 1A to 1D and FIGS. 2A to 2C are schematic sectional views illustrating the method of manufacturing the thick copper substrate according to this embodiment in order of steps.
  • First of all, as illustrated in FIG. 1A, a base 1 of the thick copper substrate is prepared.
  • The base 1 is formed of, for example, a plurality of copper layers 2 having a predetermined thickness of 70 μm or more stacked via insulating resin layers (for example, glass epoxy resin layers) 3.
  • Subsequently, as illustrated in FIG. 1B, a PTH (Plated Through Hole) 11 is formed in the base 1.
  • In detail, first, a first through hole 11 a is formed as a first hole in the base 1.
  • Next, for example, a Cu layer is formed on the front surface and the rear surface of the base 1 including an inner wall side surface of the first through hole 11 a by the plating method. The Cu layer is formed into a thickness of a value in a range of about 40 μm or more and 70 μm or less, for example, about 70 μm. Then, patterning is performed on the front surface and the rear surface of the base 1 to remove a part of the Cu layer to thereby form a first conductive layer 11 b extending from the inner wall side surface of the first through hole 11 a up to parts on the front surface and on the rear surface of the base 1. Note that it is also conceivable to form, as the first conductive layer 11 b, a stacked structure of Cu/Ni/Au (Cu is at the lowermost layer) in place of forming the CU layer.
  • Thus, the PTH 11 including the first conductive layer 11 b covering the inner wall side surface of the first through hole 11 a is formed.
  • Subsequently, as illustrated in FIG. 1C, a Cu coin 12 is inserted into the PTH 11.
  • In this embodiment, the Cu coin 12 being a columnar Cu material is used as a columnar electric conductor to be inserted into the PTH 11. The Cu coin 12 is formed to have a length slightly larger than the thickness of the base 1, a cross-sectional shape in the same shape (circular shape here) as that of the first through hole 11 a, and a diameter slightly smaller than the diameter of the PTH 11 (diameter of the first through hole 11 a via the first conductive layer 11 b). The Cu coin 12 has a Vickers hardness of a value in a range of 30 Hv or more and 400 Hv or less, here, about 100 Hv.
  • Subsequently, as illustrated in FIG. 1D, pressure is applied in a vertical direction to the Cu coin 12.
  • In detail, the base 1 with the Cu coin 12 inserted into the PTH 11 is mounted and fixed onto a support table 10 a. A pressing plate 10 b is placed on the upper surface of the base 1, and applies pressure downward. Thus, the Cu coin 12 is reduced in length and expanded in diameter and thereby pressure-bonded to the first conductive layer 11 b.
  • FIGS. 3A and 3B are photographs indicating a pressure bonding state between the Cu layer formed by the plating method and the Cu coin, and FIG. 3B indicates an enlarged appearance in a rectangular frame in FIG. 3A.
  • Both of the first conductive layer 11 b and the Cu coin 12 are made of the same Cu as a material in this embodiment, but the Cu material of the Cu coin 12 changes in quality due to the application of the pressure. As a result, the Cu coin 12 becomes different in crystalline state from the first conductive layer 11 b formed by the plating method, and its crystal grains become larger than those of the first conductive layer 11 b. Since the Cu coin 12 is pressure-bonded to the first conductive layer 11 b, the first conductive layer 11 b and the Cu coin 12 are brought into a close contact state without any gap therebetween on the inner wall side surface of the PTH 11. Further, since a pressure-bonding form of applying pressure to the Cu coin 12 inserted into the PTH 11 is taken, a dent is generated in the Cu coin 12 at an edge portion at the uppermost portion of the PTH 11. This dent can be confirmed also by observing the base 1 from above.
  • Subsequently, as illustrated in FIGS. 2A, 2B, a second through hole 12 a is formed as a second hole in the Cu coin 12. Thus, the thick copper substrate according to this embodiment is formed.
  • In detail, as illustrated in FIG. 2A, the second through hole 12 a is formed using a drill 20 at a central portion of the Cu coin 12. The drilling work is high in working accuracy and provides a pore diameter tolerance of about ±30 μm or less. The second through hole 12 a is formed into, for example, a desired diameter of about 1.0 mm±30 μm. By forming the second through hole 12 a, a second conductive layer 12 b composed of Cu covering the side surface (inner wall side surface of the PTH 11) of the first conductive layer 11 b is formed as illustrated in FIG. 2B. The second conductive layer 12 b is formed into a thickness of, for example, about 400 μm and is brought into close contact with and fixed to the side surface of the first conductive layer 11 b.
  • In this thick copper substrate, as illustrated in FIG. 2C, a press-fit pin 13 as a terminal is inserted into and fixed to the second through hole 12 a.
  • The press-fit pin 13 is made to be attachable to and detachable from the second through hole 12 a, and is brought into contact with and fix to, by its mechanical resilient restoring force, the side surface of the second conductive layer 12 b inside the second through hole 12 a in which the press-fit pin 13 is inserted.
  • In this embodiment, the second conductive layer 12 b in close contact with the side surface of the first conductive layer 11 b in the PTH 11 is formed without the first conductive layer 11 b being formed thick, thereby securing the conductive layer thickness on the inner wall side surface of the PTH 11. With this configuration, the second conductive layer 12 b protects the first conductive layer 11 b to suppress occurrence of cracks in the first conductive layer 11 b. Since the first conductive layer 11 b made by the plating method is formed thin, the first conductive layer 11 b can be easily formed into a fine pattern without deteriorating the productivity of plating. Even if a part of the second conductive layer 12 b is slightly damaged in inserting the press-fit pin 13, its influence is small because a sufficient conductive layer thickness by the first conductive layer 11 b and the second conductive layer 12 b is secured on the inner wall side surface of the PTH 11, so that the high connection reliability of the press-fit pin 13 is maintained.
  • The second conductive layer 12 b being a conductive layer with which the press-fit pin 13 comes into contact has a Vickers hardness set to a value in a range of 30 Hv or more and 400 Hv or less. The conductive layer is required to have hardness to withstand a load in inserting the press-fit pin 13 (at a level of maintaining desired connection reliability even when receiving pressure contact from the press-fit pin 13). The lower limit value of the hardness is evaluated to be about 30 Hv in Vickers hardness. On the other hand, if the conductive layer is too hard, appropriate press fitting of the Cu coin 12 into the PTH 11 becomes difficult at the step in FIG. 1D. The upper limit value of the hardness is evaluated to be about 400 Hv in Vickers hardness. In this embodiment, Cu being a conductive material having a Vickers hardness of a value in a range of 30 Hv or more and 400 Hv or less is used as the material of the second conductive layer 12 b. The second conductive layer 12 b is surely brought into close contact with and fixed to the first conductive layer 11 b to suppress occurrence of cracks in the first conductive layer 11 b and realize a thick copper substrate securing the connection reliability even if the press-fit pin 13 is inserted thereinto and fixed thereto.
  • The second conductive layer 12 b covering the side surface of the first conductive layer 11 b is formed to increase the conductive layer thickness on the inner wall side surface of the PTH 11, thereby increasing also the amount of current allowed to flow through one PTH 11. This makes it possible to reduce the number of PTHs 11 required for desired current to flow, thereby improving the degree of freedom in substrate design.
  • As described above, according to this embodiment, the second conductive layer 12 b with a desired thickness is accurately secured on the inner wall side surface of the PTH 11 without using solder. This realizes a thick copper substrate in which the press-fit pin 13 can be inserted into and fixed to the second through hole 12 a with high connection reliability without damaging the first conductive layer 11 b.
  • Modified Examples
  • Hereinafter, modified examples of the first embodiment will be explained.
  • Modified Example 1
  • In a modified example 1, a thick copper substrate is disclosed as in the first embodiment, but is different from the first embodiment in that the second hole formed in the Cu coin is different.
  • FIGS. 4A to 4C are schematic sectional views illustrating main steps of a method of manufacturing the thick copper substrate according to the modified example 1 of the first embodiment. Note that the same components as those of the thick copper substrate according to the first embodiment are denoted by the same numerals, and detailed explanation thereof will be omitted.
  • First of all, the steps in FIGS. 1A to 1D are performed as in the first embodiment. The Cu coin 12 is pressure-bonded to the first conductive layer 11 b.
  • Subsequently, as illustrated in FIGS. 4A, 4B, a non-through hole 12 c not penetrating the Cu coin 12 is formed as a second hole in the Cu coin 12. Thus, the thick copper substrate according to this embodiment is formed.
  • In detail, as illustrated in FIG. 4A, the non-through hole 12 c is formed by working a central portion of the Cu coin 12 using the drill 20 down to a middle in the length direction of the Cu coin 12, for example, about half in the length direction. The drilling work is high in working accuracy and provides a pore diameter tolerance of about ±30 μm or less. The non-through hole 12 c is formed into, for example, a desired diameter of about 1.0 mm±30 μm. By forming the non-through hole 12 c, a second conductive layer 12 d composed of Cu having a bottom portion and covering the side surface (inner wall side surface of the PTH 11) of the first conductive layer 11 b is formed as illustrated in FIG. 4B. The second conductive layer 12 d has a side surface portion formed into a thickness of, for example, about 400 μm and is brought into close contact with and fixed to the side surface of the first conductive layer 11 b.
  • In this thick copper substrate, as illustrated in FIG. 4C, the press-fit pin 13 as the terminal is inserted into and fixed to the non-through hole 12 c.
  • The press-fit pin 13 is made to be attachable to and detachable from the non-through hole 12 c, and is brought into contact with and fix to, by its mechanical resilient restoring force, the side surface of the second conductive layer 12 d inside the non-through hole 12 c in which the press-fit pin 13 is inserted.
  • In the modified example 1, the second conductive layer 12 d in close contact with the side surface of the first conductive layer 11 b in the PTH 11 is formed without the first conductive layer 11 b being formed thick, thereby securing the conductive layer thickness on the inner wall side surface of the PTH 11. With this configuration, the second conductive layer 12 d protects the first conductive layer 11 b to suppress occurrence of cracks in the first conductive layer 11 b. Since the first conductive layer 11 b made by the plating method is formed thin, the first conductive layer 11 b can be easily formed into a fine pattern without deteriorating the productivity of plating. Even if a part of the second conductive layer 12 d is slightly damaged in inserting the press-fit pin 13, its influence is small because a sufficient conductive layer thickness by the first conductive layer 11 b and the second conductive layer 12 d is secured on the inner wall side surface of the PTH 11, so that the high connection reliability of the press-fit pin 13 is maintained.
  • In the modified example 1, the conductive layer with which the press-fit pin 13 comes into contact, here, the second conductive layer 12 d has a Vickers hardness set to a value in a range of 30 Hv or more and 400 Hv or less. The conductive layer is required to have hardness to withstand a load in inserting the press-fit pin 13 (at a level of maintaining desired connection reliability even when receiving pressure contact from the press-fit pin 13). The lower limit value of the hardness is evaluated to be about 30 Hv in Vickers hardness. On the other hand, if the conductive layer is too hard, appropriate press fitting of the Cu coin 12 into the PTH 11 becomes difficult at the step in FIG. 4B. The upper limit value of the hardness is evaluated to be about 400 Hv in Vickers hardness. In the modified example 1, Cu being a conductive material having a Vickers hardness of a value in a range of 30 Hv or more and 400 Hv or less is used as the material of the second conductive layer 12 d. The second conductive layer 12 d is surely brought into close contact with and fixed to the first conductive layer 11 b to suppress occurrence of cracks in the first conductive layer 11 b and realize a thick copper substrate securing the connection reliability even if the press-fit pin 13 is inserted thereinto and fixed thereto.
  • The second conductive layer 12 d covering the side surface of the first conductive layer 11 b is formed to increase the conductive layer thickness on the inner wall side surface of the PTH 11, thereby increasing also the amount of current allowed to flow through one PTH 11. This makes it possible to reduce the number of PTHs 11 required for desired current to flow, thereby improving the degree of freedom in substrate design.
  • As described above, according to the modified example 1, the conductive layer (the second conductive layer 12 d) with a desired thickness is accurately secured on the inner wall side surface of the PTH 11 without using solder. This realizes a thick copper substrate in which the press-fit pin 13 can be inserted into and fixed to the non-through hole 12 c with high connection reliability without damaging the first conductive layer 11 b.
  • Modified Example 2
  • In a modified example 2, a thick copper substrate is disclosed as in the first embodiment, but is different from the first embodiment in that the conductive layer formed in the PTH is different.
  • FIGS. 5A to 5C and FIGS. 6A and 6B are schematic sectional views illustrating main steps of a method of manufacturing the thick copper substrate according to the modified example 2 of the first embodiment. Note that the same components as those of the thick copper substrate according to the first embodiment are denoted by the same numerals, and detailed explanation thereof will be omitted.
  • First of all, the steps in FIGS. 1A and 1B are performed as in the first embodiment. The base 1 is formed with the PTH 11.
  • Subsequently, as illustrated in FIG. 5A, an Al alloy coin 21 is inserted into the PTH 11.
  • In this modified example, a conductive material differing from Cu of the first conductive layer 11 b, here, an Al alloy is employed and the Al alloy coin 21 being a columnar Al alloy material is used as the columnar electric conductor to be inserted into the PTH 11. The Al alloy coin 21 is formed to have a length slightly larger than the thickness of the base 1, a cross-sectional shape in the same shape (circular shape here) as that of the first through hole 11 a, and a diameter slightly smaller than the diameter of the PTH 11 (diameter of the first through hole 11 a via the first conductive layer 11 b). The Al alloy coin 21 has a Vickers hardness of a value in a range of 30 Hv or more and 400 Hv or less, here, about 150 Hv.
  • Note that one kind selected from Al, Fe, a Cu alloy, a Ni alloy, a Fe alloy and the like other than the Al alloy may be employed as the conductive material of the columnar electric conductor, and a coin made of the conductive material may be used in this modified example.
  • Subsequently, as illustrated in FIG. 5B, pressure is applied in a vertical direction to the Al alloy coin 21.
  • In detail, the base 1 with the Al alloy coin 21 inserted into the PTH 11 is mounted and fixed onto the support table 10 a. The pressing plate 10 b is placed on the upper surface of the base 1, and applies pressure downward. Thus, the Al alloy coin 21 is reduced in length and expanded in diameter and thereby pressure-bonded to the first conductive layer 11 b.
  • Since the first conductive layer 11 b and the Al alloy coin 21 are made of different conductive materials in the modified example 2, the pressure-bonded Al alloy coin 21 is different in crystalline state from the first conductive layer 11 b formed by the plating method. Since the Al alloy coin 21 is pressure-bonded to the first conductive layer 11 b, the first conductive layer 11 b and the Al alloy coin 21 are brought into a close contact state without any gap therebetween on the inner wall side surface of the PTH 11. Further, since a pressure-bonding form of applying pressure to the Al alloy coin 21 inserted into the PTH 11 is taken, a dent is generated in the Al alloy coin 21 at an edge portion at the uppermost portion of the PTH 11. This dent can be confirmed also by observing the base 1 from above.
  • Subsequently, as illustrated in FIG. 5C, FIG. 6A, a second through hole 21 a is formed in the Al alloy coin 21. Thus, the thick copper substrate according to this modified example is formed.
  • In detail, as illustrated in FIG. 5C, the second through hole 21 a is formed using the drill 20 at a central portion of the Al alloy coin 21. The drilling work is high in working accuracy and provides a pore diameter tolerance of about ±30 μm or less. The second through hole 21 a is formed into, for example, a desired diameter of about 1.0 mm±30 μm. By forming the second through hole 21 a, a second conductive layer 21 b composed of an Al alloy covering the side surface (inner wall side surface of the PTH 11) of the first conductive layer 11 b is formed as illustrated in FIG. 6A. The second conductive layer 21 b is formed into a thickness of, for example, about 400 μm and is brought into close contact with and fixed to the side surface of the first conductive layer 11 b.
  • In this thick copper substrate, as illustrated in FIG. 6B, the press-fit pin 13 as the terminal is inserted into and fixed to the second through hole 21 a.
  • The press-fit pin 13 is made to be attachable to and detachable from the second through hole 21 a, and is brought into contact with and fix to, by its mechanical resilient restoring force, the side surface of the second conductive layer 21 b inside the second through hole 21 a in which the press-fit pin 13 is inserted.
  • In the modified example 2, the second conductive layer 21 b in close contact with the side surface of the first conductive layer 11 b in the PTH 11 is formed without the first conductive layer 11 b being formed thick, thereby securing the conductive layer thickness on the inner wall side surface of the PTH 11. With this configuration, the second conductive layer 21 b protects the first conductive layer 11 b to suppress occurrence of cracks in the first conductive layer 11 b. Since the first conductive layer 11 b made by the plating method is formed thin, the first conductive layer 11 b can be easily formed into a fine pattern without deteriorating the productivity of plating. Even if a part of the second conductive layer 21 b is slightly damaged in inserting the press-fit pin 13, its influence is small because a sufficient conductive layer thickness by the first conductive layer 11 b and the second conductive layer 21 b is secured on the inner wall side surface of the PTH 11, so that the high connection reliability of the press-fit pin 13 is maintained.
  • In the modified example 2, the conductive layer with which the press-fit pin 13 comes into contact, here, the second conductive layer 21 b has a Vickers hardness set to a value in a range of 30 Hv or more and 400 Hv or less. The conductive layer is required to have hardness to withstand a load in inserting the press-fit pin 13 (at a level of maintaining desired connection reliability even when receiving pressure contact from the press-fit pin 13). The lower limit value of the hardness is evaluated to be about 30 Hv in Vickers hardness. On the other hand, if the conductive layer is too hard, appropriate press fitting of the Al alloy coin 21 into the PTH 11 becomes difficult at the step in FIG. 5B. The upper limit value of this hardness is evaluated to be about 400 Hv in Vickers hardness. In the modified example 2, an Al alloy being a conductive material having a Vickers hardness of a value in a range of 30 Hv or more and 400 Hv or less is used as the material of the second conductive layer 21 b. The second conductive layer 21 b is surely brought into close contact with and fixed to the first conductive layer 11 b to suppress occurrence of cracks in the first conductive layer 11 b and realize a thick copper substrate securing the connection reliability even if the press-fit pin 13 is inserted thereinto and fixed thereto.
  • The second conductive layer 21 b covering the side surface of the first conductive layer 11 b is formed to increase the conductive layer thickness on the inner wall side surface of the PTH 11, thereby increasing also the amount of current allowed to flow through one PTH 11. This makes it possible to reduce the number of PTHs 11 required for desired current to flow, thereby improving the degree of freedom in substrate design.
  • As described above, according to the modified example, the conductive layer (the second conductive layer 21 b) with a desired thickness is accurately secured on the inner wall side surface of the PTH 11 without using solder. This realizes a thick copper substrate in which the press-fit pin 13 can be inserted into and fixed to the second through hole 21 a with high connection reliability without damaging the first conductive layer 11 b.
  • Second Embodiment
  • In this embodiment, a thick copper substrate is disclosed as in the first embodiment, but is different from the first embodiment in that a terminal inserted into and fixed to a PTH is different.
  • FIGS. 7A and 7B are schematic sectional views illustrating main steps of a method of manufacturing the thick copper substrate according to this embodiment. Note that the same components as those of the thick copper substrate according to the first embodiment are denoted by the same numerals, and detailed explanation thereof will be omitted.
  • In this embodiment, first of all, the steps in FIG. 1A to FIG. 2B are performed as in the first embodiment. A second conductive layer 12 b including a second through hole 12 a is formed in a base 1 to cover an inner wall side surface of a first conductive layer 11 b of the PTH 11.
  • Subsequently, as illustrated in FIG. 7A, a thread groove 12 e is formed on an inner wall side surface of the second through hole 12 a. Thus, the thick copper substrate according to this embodiment is formed.
  • In detail, the thread groove 12 e being a female thread is formed on the inner wall side surface (side surface of the second conductive layer 12 b) of the second through hole 12 a by shaving the second through hole 12 a. In this event, it is also possible to repair the thread groove by helical insert processing.
  • In this thick copper substrate, a screw 22 as a terminal is engaged and fixed to the inside of the second through hole 12 a as illustrated in FIG. 7B.
  • In detail, the screw 22 is inserted into and fixed to the second through hole 12 a having the inner wall side surface formed with the thread groove 12 e. In this case, the screw 22 may be used also as a fixing member of the thick copper substrate with another not-illustrated printed-circuit board or the like to connect with the printed-circuit board or the like.
  • In this embodiment, the second conductive layer 12 b in close contact with the side surface of the first conductive layer 11 b in the PTH 11 is formed without the first conductive layer 11 b being formed thick, thereby securing the conductive layer thickness on the inner wall side surface of the PTH 11. With this configuration, the second conductive layer 12 b protects the first conductive layer 11 b to suppress occurrence of cracks in the first conductive layer 11 b. Since the first conductive layer 11 b made by the plating method is formed thin, the first conductive layer 11 b can be easily formed into a fine pattern without deteriorating the productivity of plating. Even if a part of the second conductive layer 12 b is slightly damaged in forming the thread groove 12 e, its influence is small because a sufficient conductive layer thickness by the first conductive layer 11 b and the second conductive layer 12 b is secured on the inner wall side surface of the PTH 11, so that the high connection reliability of the screw 22 is maintained.
  • In this embodiment, a conductive layer to which the screw 22 is engaged and fixed, here, the second conductive layer 12 b has a Vickers hardness set to a value in a range of 30 Hv or more and 400 Hv or less. The conductive layer is required to have hardness to withstand the processing of forming the thread groove 12 e. The lower limit value of the hardness is evaluated to be about 30 Hv in Vickers hardness. On the other hand, if the conductive layer is too hard, appropriate press fitting into the PTH 11 becomes difficult at the step in FIG. 1D. The upper limit value of the hardness is evaluated to be about 400 Hv in Vickers hardness. In this embodiment, Cu being a conductive material having a Vickers hardness of a value in a range of 30 Hv or more and 400 Hv or less is used as the material of the second conductive layer 12 b. The second conductive layer 12 b is surely brought into close contact with and fixed to the first conductive layer 11 b to suppress occurrence of cracks in the first conductive layer 11 b and realize a thick copper substrate securing the connection reliability even if the thread groove 12 e is formed therein.
  • The second conductive layer 12 b covering the side surface of the first conductive layer 11 b is formed to increase the conductive layer thickness on the inner wall side surface of the PTH 11, thereby increasing also the amount of current allowed to flow through one PTH 11. This makes it possible to reduce the number of PTHs 11 required for desired current to flow, thereby improving the degree of freedom in substrate design.
  • Since only the conductive layer on the inner wall side surface of the PTH 11 of the second conductive layer 12 b is formed thick without the first conductive layer 11 b being formed thick, the first conductive layer 11 b can be easily formed into a fine pattern without deteriorating the productivity of plating.
  • As described above, according to this embodiment, the conductive layer (second conductive layer 12 b) with a desired thickness is accurately secured on the inner wall side surface of the PTH 11 without using solder (having a Vickers hardness of 20 Hv or less). This makes it possible to form the thread groove 12 e in the second through hole 12 a with high reliability and insert and fix the screw 22 thereto, and realize direct screw fixation to the printed-circuit board or the like with the terminal that is impossible in the prior art, leading to expectation in expansion to various use scenes.
  • Note that one kind of conductive material selected from Al, Ni, Fe, a Cu alloy, an Al alloy, a Ni alloy, a Fe alloy and the like in place of and different from Cu may be employed as the second conductive layer formed in the PTH 11 also in the second embodiment, as in the modified example 2 of the first embodiment.
  • In the modified example 2 of the first embodiment and the second embodiment, a non-through hole not penetrating the Cu coin 12 (Al alloy coin 21) may be formed as a second hole in the Cu coin 12 (Al alloy coin 21) as in the modified example 1 of the first embodiment.
  • The second through hole 12 a (21 a) or the non-through hole 12 c is formed in a circular shape corresponding to the press-fit pin 13 (screw 22) in the first and second embodiments and modified examples, but the first through hole 11 a may be formed in a shape different from that of the second through hole 12 a (21 a) or the non-through hole 12 c. Conceivable examples of the shape include a rectangular shape, an elliptical shape and so on. In the case of the rectangular shape, the shape is desirably made to have corners rounded in order to prevent breakage or the like in press-fitting the coin made of conductive material into the PTH.
  • One example is illustrated in FIG. 8. The case of the first embodiment is exemplified here. Press-fit pins 13 inserted into a plurality of adjacent second through holes 12 a formed in the same second conductive layer 12 b are set at the same potential.
  • In the case of FIG. 8, the first through hole 11 a is formed, for example, into a rectangular shape with rounded corners, the first conductive layer 11 b is formed by plating, and then the Cu coin 12 is inserted into the PTH 11. The Cu coin 12 is a columnar Cu material and has a length slightly larger than the thickness of the base 1, a cross-sectional shape being the same rectangular shape as that of the first through hole 11 a, and a size slightly smaller than the size of the PTH 11. Pressure is applied to the Cu coin 12 from above and below to pressure-bond the Cu coin 12 to the first conductive layer 11 b. Then, a plurality of (four, here) second through holes 12 a are formed in the Cu coin 12.
  • Third Embodiment
  • In this embodiment, an inverter is disclosed to which the thick copper substrate according to the first embodiment or its modified example is applied.
  • FIGS. 9A and 9B are schematic views illustrating a schematic configuration of the inverter according to this embodiment, FIG. 9A is a sectional view and FIG. 9B is a plan view.
  • This inverter includes a power module 31, a thick copper substrate 32 on which various components are mounted.
  • The power module 31 is a power semiconductor element made by combining a plurality of functional elements such as a transistor, a diode, a thyristor and so on.
  • The thick copper substrate 32 is a thick copper substrate according to the first embodiment or its modified example. FIGS. 9A and 9B illustrate, for example, the thick copper substrate according to the first embodiment. On the surface of the thick copper substrate 32, an input terminal 33, an output terminal 34, an input capacitor 35, a three-layer reactor 36, a control unit 37 of the power module 31, and a control signal transmission unit 38 are mounted. The control unit 37 is electrically connected to the top of the thick copper substrate 32 via connectors 39 a, and the control signal transmission unit 38 is electrically connected to the top of the control unit 37 via connectors 39 b.
  • The thick copper substrate 32 is formed with a plurality of PTHs, and the press-fit pins 13 are inserted into and fixed to the PTHs respectively. These press-fit pins 13 electrically connect the power module 31 with the thick copper substrate 32.
  • According to this embodiment, a highly reliable inverter including the thick copper substrate 32 in which a conductive layer having a desired thickness is secured with high accuracy on the inner wall side surface of the through hole without using solder and the terminal can be inserted and fixed with high reliability without damaging the conductive layer, is realized.
  • In one aspect, a substrate in which a conductive layer having a desired thickness is secured with high accuracy on an inner wall side surface of a through hole without using solder and a terminal can be inserted into and fixed to the through hole with high connection reliability, is realized.
  • All examples and conditional language provided herein are intended for the pedagogical purposes of aiding the reader in understanding the invention and the concepts contributed by the inventor to further the art, and are not to be construed as limitations to such specifically recited examples and conditions, nor does the organization of such examples in the specification relate to a showing of the superiority and inferiority of the invention. Although one or more embodiments of the present invention have been described in detail, it should be understood that the various changes, substitutions, and alterations could be made hereto without departing from the spirit and scope of the invention.

Claims (20)

What is claimed is:
1. A method of manufacturing a substrate, the method comprising:
forming a first hole, the first hole penetrating a base;
forming a conductive layer, the conductive layer covering an inner wall side surface of the first hole;
inserting a columnar electric conductor into the first hole formed with the conductive layer;
applying pressure in a vertical direction to the columnar electric conductor; and
forming a second hole in the columnar electric conductor.
2. The method of manufacturing a substrate according to claim 1, wherein the columnar electric conductor is made of a same conductive material as a conductive material of the conductive layer or a conductive material different from the conductive material of the conductive layer.
3. The method of manufacturing a substrate according to claim 1, wherein the columnar electric conductor has a side surface brought into close contact with the conductive layer.
4. The method of manufacturing a substrate according to claim 1, wherein the columnar electric conductor has a diameter smaller than a diameter of the first hole via the conductive layer, and has a length larger than a thickness of the base.
5. The method of manufacturing a substrate according to claim 1, wherein the columnar electric conductor has a Vickers hardness of a value of 30 Hv or more and a value of 400 Hv or less.
6. The method of manufacturing a substrate according to claim 1, wherein the second hole is a hole penetrating the columnar electric conductor.
7. The method of manufacturing a substrate according to claim 1, wherein the second hole is a hole not penetrating the columnar electric conductor.
8. The method of manufacturing a substrate according to claim 1, wherein:
the second hole is in a circular shape; and
the first hole is in a shape different from the shape of the second hole.
9. The method of manufacturing a substrate according to claim 8, wherein the columnar electric conductor includes a plurality of the second holes.
10. The method of manufacturing a substrate according to claim 1, further comprising:
forming a thread groove on an inner wall side surface of the second hole.
11. A substrate comprising:
a base including a first hole penetrating the base;
a first conductive layer covering an inner wall side surface of the first hole; and
a second conductive layer covering a side surface of the first conductive layer and including a second hole,
wherein the second conductive layer is different in crystalline structure from the first conductive layer and has a Vickers hardness of a value of 30 Hv or more.
12. The substrate according to claim 11, wherein the second conductive layer is in close contact with the first conductive layer.
13. The substrate according to claim 11, wherein the second conductive layer is made of a same conductive material as a conductive material of the first conductive layer and has a crystal grain larger than a crystal grain of the first conductive layer.
14. The substrate according to claim 11, wherein the second conductive layer is made of a conductive material different from a conductive material of the first conductive layer.
15. The substrate according to claim 11, wherein the second conductive layer has a Vickers hardness of a value of 400 Hv or less.
16. The substrate according to claim 11, wherein:
the second hole is in a circular shape; and
the first hole is in a shape different from the shape of the second hole.
17. The substrate according to claim 16, wherein the second conductive layer includes a plurality of the second holes.
18. The substrate according to claim 11, further comprising:
a terminal inserted into and fixed to the second hole.
19. The substrate according to claim 18, wherein the terminal is a press-fit pin or a screw.
20. The substrate according to claim 18, wherein the second conductive layer has a thread groove formed on a side surface in the second hole.
US15/806,385 2016-12-02 2017-11-08 Method of manufacturing substrate and substrate Active US10009998B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2016-235436 2016-12-02
JP2016235436A JP6778598B2 (en) 2016-12-02 2016-12-02 Substrate manufacturing method and substrate

Publications (2)

Publication Number Publication Date
US20180160547A1 true US20180160547A1 (en) 2018-06-07
US10009998B1 US10009998B1 (en) 2018-06-26

Family

ID=60331461

Family Applications (1)

Application Number Title Priority Date Filing Date
US15/806,385 Active US10009998B1 (en) 2016-12-02 2017-11-08 Method of manufacturing substrate and substrate

Country Status (3)

Country Link
US (1) US10009998B1 (en)
EP (1) EP3331332B1 (en)
JP (1) JP6778598B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170171976A1 (en) * 2015-12-15 2017-06-15 Lg Display Co., Ltd. Printed circuit board and display device including the same
CN113286435A (en) * 2021-05-25 2021-08-20 胜宏科技(惠州)股份有限公司 Method for plating copper in aluminum plate hole

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108966505A (en) * 2018-08-28 2018-12-07 郑州云海信息技术有限公司 The method of pcb board installation via hole

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0496392A (en) 1990-08-14 1992-03-27 Nec Corp Mounting method for electric component and eyeletused therefor
JPH04348595A (en) 1991-05-27 1992-12-03 Hitachi Ltd Method for repairing multilayer printed circuit board
JP3174393B2 (en) 1992-04-24 2001-06-11 シチズン時計株式会社 Manufacturing method of electronic component mounting board
JP2005116463A (en) 2003-10-10 2005-04-28 Toyota Motor Corp Sleeve for through hole and adding method for protection circuit
JP2006156435A (en) 2004-11-25 2006-06-15 Shinko Electric Ind Co Ltd Manufacturing method of wiring board
JP2006319044A (en) 2005-05-11 2006-11-24 Nissan Motor Co Ltd Structure and method of mounting substrate, and connection pin used therefor
JP2007180079A (en) 2005-12-27 2007-07-12 Cmk Corp Printed wiring board for press-fit joining and its manufacturing method
JP2009016662A (en) 2007-07-06 2009-01-22 Yazaki Corp Metal core substrate

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170171976A1 (en) * 2015-12-15 2017-06-15 Lg Display Co., Ltd. Printed circuit board and display device including the same
US10624210B2 (en) * 2015-12-15 2020-04-14 Lg Display Co., Ltd. Printed circuit board and display device including the same
CN113286435A (en) * 2021-05-25 2021-08-20 胜宏科技(惠州)股份有限公司 Method for plating copper in aluminum plate hole

Also Published As

Publication number Publication date
EP3331332A1 (en) 2018-06-06
EP3331332B1 (en) 2021-03-17
JP6778598B2 (en) 2020-11-04
JP2018093068A (en) 2018-06-14
US10009998B1 (en) 2018-06-26

Similar Documents

Publication Publication Date Title
US7884484B2 (en) Wiring board and method of manufacturing the same
US8449339B2 (en) Connector assembly and method of manufacture
US8099865B2 (en) Method for manufacturing a circuit board having an embedded component therein
US9554462B2 (en) Printed wiring board
JP5367523B2 (en) Wiring board and method of manufacturing wiring board
US10009998B1 (en) Method of manufacturing substrate and substrate
US10262930B2 (en) Interposer and method for manufacturing interposer
JP5610105B1 (en) Electronic component built-in module
US20100032196A1 (en) Multilayer wiring board, semiconductor package and method of manufacturing the same
KR100335454B1 (en) Multilayered circuit board for semiconductor chip module, and method of manufacturing the same
US8189342B2 (en) Printed circuit board for memory module, method of manufacturing the same and memory module/socket assembly
JP2019033178A (en) Semiconductor module
US20150250050A1 (en) Embedded board and method of manufacturing the same
US10187971B2 (en) Wiring board and method of manufacturing wiring board
JP2006173387A (en) Multi-stage configuration semiconductor module
US20190254164A1 (en) Circuit board, method of manufacturing circuit board, and electronic device
JP6673304B2 (en) Multilayer board
JP4759041B2 (en) Electronic component built-in multilayer board
US9433108B2 (en) Method of fabricating a circuit board structure having an embedded electronic element
JP2006339277A (en) Substrate for connection and manufacturing method thereof
CN106852060B (en) Screw supporting device and fixing method of PCB and screw
KR20120071938A (en) A printed circuit board comprising embeded electronic component within and a method for manufacturing
US10051736B2 (en) Printed wiring board and method for manufacturing printed wiring board
JP2017123377A (en) Printed wiring board and method of manufacturing printed wiring board
EP3822997A1 (en) Busbar laminate, electronic component mounting module including same, and method of manufacturing busbar laminate

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: FUJITSU LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:OZAKI, NORIKAZU;MIYAO, HIROSHI;HASEGAWA, SATORU;REEL/FRAME:044163/0693

Effective date: 20171011

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: FUJITSU INTERCONNECT TECHNOLOGIES LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:052345/0603

Effective date: 20200327

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

AS Assignment

Owner name: FICT LIMITED, JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:FUJITSU INTERCONNECT TECHNOLOGIES LIMITED;REEL/FRAME:063881/0638

Effective date: 20220110