US20170358607A1 - Methods for forming hybrid vertical transistors - Google Patents
Methods for forming hybrid vertical transistors Download PDFInfo
- Publication number
- US20170358607A1 US20170358607A1 US15/177,941 US201615177941A US2017358607A1 US 20170358607 A1 US20170358607 A1 US 20170358607A1 US 201615177941 A US201615177941 A US 201615177941A US 2017358607 A1 US2017358607 A1 US 2017358607A1
- Authority
- US
- United States
- Prior art keywords
- layer
- transistors
- middle layer
- stack
- layers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 49
- 239000000758 substrate Substances 0.000 claims abstract description 53
- 239000004065 semiconductor Substances 0.000 claims abstract description 40
- 239000003989 dielectric material Substances 0.000 claims abstract description 24
- 239000012212 insulator Substances 0.000 claims abstract description 16
- 230000001681 protective effect Effects 0.000 claims abstract description 5
- 238000000151 deposition Methods 0.000 claims description 26
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 18
- 238000002955 isolation Methods 0.000 claims description 9
- 238000005530 etching Methods 0.000 claims description 6
- 229920003209 poly(hydridosilsesquioxane) Polymers 0.000 claims description 5
- 239000000463 material Substances 0.000 description 37
- 230000008569 process Effects 0.000 description 26
- 125000006850 spacer group Chemical group 0.000 description 22
- -1 (Si) Chemical compound 0.000 description 17
- 239000004020 conductor Substances 0.000 description 13
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 11
- 238000005229 chemical vapour deposition Methods 0.000 description 11
- 230000008021 deposition Effects 0.000 description 11
- 239000002019 doping agent Substances 0.000 description 11
- 229910052710 silicon Inorganic materials 0.000 description 11
- 239000010703 silicon Substances 0.000 description 11
- 239000013078 crystal Substances 0.000 description 10
- 229910052581 Si3N4 Inorganic materials 0.000 description 9
- 230000006870 function Effects 0.000 description 9
- 229910052751 metal Inorganic materials 0.000 description 9
- 239000002184 metal Substances 0.000 description 9
- 238000000231 atomic layer deposition Methods 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 7
- 150000001875 compounds Chemical class 0.000 description 7
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 7
- 230000004888 barrier function Effects 0.000 description 5
- 238000005240 physical vapour deposition Methods 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 238000011065 in-situ storage Methods 0.000 description 4
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- PZNSFCLAULLKQX-UHFFFAOYSA-N Boron nitride Chemical compound N#B PZNSFCLAULLKQX-UHFFFAOYSA-N 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 3
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 3
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 229910052799 carbon Inorganic materials 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 229910052732 germanium Inorganic materials 0.000 description 3
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 3
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000003860 storage Methods 0.000 description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 3
- 229910052721 tungsten Inorganic materials 0.000 description 3
- 239000010937 tungsten Substances 0.000 description 3
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 2
- 229910020781 SixOy Inorganic materials 0.000 description 2
- 229910002370 SrTiO3 Inorganic materials 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- ZILJFRYKLPPLTO-UHFFFAOYSA-N [C].[B].[Si] Chemical compound [C].[B].[Si] ZILJFRYKLPPLTO-UHFFFAOYSA-N 0.000 description 2
- KXNLCSXBJCPWGL-UHFFFAOYSA-N [Ga].[As].[In] Chemical compound [Ga].[As].[In] KXNLCSXBJCPWGL-UHFFFAOYSA-N 0.000 description 2
- CEPICIBPGDWCRU-UHFFFAOYSA-N [Si].[Hf] Chemical compound [Si].[Hf] CEPICIBPGDWCRU-UHFFFAOYSA-N 0.000 description 2
- NCZAACDHEJVCBX-UHFFFAOYSA-N [Si]=O.[C] Chemical compound [Si]=O.[C] NCZAACDHEJVCBX-UHFFFAOYSA-N 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- CFJRGWXELQQLSA-UHFFFAOYSA-N azanylidyneniobium Chemical compound [Nb]#N CFJRGWXELQQLSA-UHFFFAOYSA-N 0.000 description 2
- IVHJCRXBQPGLOV-UHFFFAOYSA-N azanylidynetungsten Chemical compound [W]#N IVHJCRXBQPGLOV-UHFFFAOYSA-N 0.000 description 2
- 239000007795 chemical reaction product Substances 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 239000002178 crystalline material Substances 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 238000010894 electron beam technology Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 229910052735 hafnium Inorganic materials 0.000 description 2
- WHJFNYXPKGDKBB-UHFFFAOYSA-N hafnium;methane Chemical compound C.[Hf] WHJFNYXPKGDKBB-UHFFFAOYSA-N 0.000 description 2
- 230000017525 heat dissipation Effects 0.000 description 2
- 238000004943 liquid phase epitaxy Methods 0.000 description 2
- NFFIWVVINABMKP-UHFFFAOYSA-N methylidynetantalum Chemical compound [Ta]#C NFFIWVVINABMKP-UHFFFAOYSA-N 0.000 description 2
- 238000001451 molecular beam epitaxy Methods 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- 238000001289 rapid thermal chemical vapour deposition Methods 0.000 description 2
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical compound [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 2
- 229910003468 tantalcarbide Inorganic materials 0.000 description 2
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 2
- MTPVUVINMAGMJL-UHFFFAOYSA-N trimethyl(1,1,2,2,2-pentafluoroethyl)silane Chemical compound C[Si](C)(C)C(F)(F)C(F)(F)F MTPVUVINMAGMJL-UHFFFAOYSA-N 0.000 description 2
- 238000000038 ultrahigh vacuum chemical vapour deposition Methods 0.000 description 2
- 238000000927 vapour-phase epitaxy Methods 0.000 description 2
- 229910052582 BN Inorganic materials 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 1
- 229910002244 LaAlO3 Inorganic materials 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910003697 SiBN Inorganic materials 0.000 description 1
- 229910020751 SixGe1-x Inorganic materials 0.000 description 1
- 229910004160 TaO2 Inorganic materials 0.000 description 1
- XWCMFHPRATWWFO-UHFFFAOYSA-N [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] Chemical compound [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] XWCMFHPRATWWFO-UHFFFAOYSA-N 0.000 description 1
- ILCYGSITMBHYNK-UHFFFAOYSA-N [Si]=O.[Hf] Chemical compound [Si]=O.[Hf] ILCYGSITMBHYNK-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 238000005275 alloying Methods 0.000 description 1
- AUCDRFABNLOFRE-UHFFFAOYSA-N alumane;indium Chemical compound [AlH3].[In] AUCDRFABNLOFRE-UHFFFAOYSA-N 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- GPBUGPUPKAGMDK-UHFFFAOYSA-N azanylidynemolybdenum Chemical compound [Mo]#N GPBUGPUPKAGMDK-UHFFFAOYSA-N 0.000 description 1
- 229910002113 barium titanate Inorganic materials 0.000 description 1
- VKJLWXGJGDEGSO-UHFFFAOYSA-N barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[Ti+4].[Ba+2] VKJLWXGJGDEGSO-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 239000013590 bulk material Substances 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 239000000356 contaminant Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- NQKXFODBPINZFK-UHFFFAOYSA-N dioxotantalum Chemical compound O=[Ta]=O NQKXFODBPINZFK-UHFFFAOYSA-N 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 229910000167 hafnon Inorganic materials 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 229910052746 lanthanum Inorganic materials 0.000 description 1
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 1
- JQJCSZOEVBFDKO-UHFFFAOYSA-N lead zinc Chemical compound [Zn].[Pb] JQJCSZOEVBFDKO-UHFFFAOYSA-N 0.000 description 1
- 239000012705 liquid precursor Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 239000010955 niobium Substances 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- KJXBRHIPHIVJCS-UHFFFAOYSA-N oxo(oxoalumanyloxy)lanthanum Chemical compound O=[Al]O[La]=O KJXBRHIPHIVJCS-UHFFFAOYSA-N 0.000 description 1
- KTUFCUMIWABKDW-UHFFFAOYSA-N oxo(oxolanthaniooxy)lanthanum Chemical compound O=[La]O[La]=O KTUFCUMIWABKDW-UHFFFAOYSA-N 0.000 description 1
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229920003023 plastic Polymers 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920003229 poly(methyl methacrylate) Polymers 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 239000004926 polymethyl methacrylate Substances 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- HWEYZGSCHQNNEH-UHFFFAOYSA-N silicon tantalum Chemical compound [Si].[Ta] HWEYZGSCHQNNEH-UHFFFAOYSA-N 0.000 description 1
- UVGLBOPDEUYYCS-UHFFFAOYSA-N silicon zirconium Chemical compound [Si].[Zr] UVGLBOPDEUYYCS-UHFFFAOYSA-N 0.000 description 1
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 description 1
- CZXRMHUWVGPWRM-UHFFFAOYSA-N strontium;barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[O-2].[Ti+4].[Sr+2].[Ba+2] CZXRMHUWVGPWRM-UHFFFAOYSA-N 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
- 229910052845 zircon Inorganic materials 0.000 description 1
- 229910001928 zirconium oxide Inorganic materials 0.000 description 1
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
- H01L27/1207—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI combined with devices in contact with the semiconductor body, i.e. bulk/SOI hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02529—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/8213—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using SiC technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys
- H01L29/165—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys in different semiconductor regions, e.g. heterojunctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66666—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78642—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
Definitions
- the present invention generally relates to semiconductor processing and devices, and more particularly, to bulk substrate vertical transistors co-integrated with vertical transistors on insulator on a same chip.
- VFETs Vertical field effect transistors
- ESD electrostatic discharge
- a method for forming a hybrid semiconductor device includes growing a stack of layers on a semiconductor substrate.
- the stack of layers includes a bottom layer in contact with the substrate, a middle layer on the bottom layer and a top layer on the middle layer.
- First and second transistors are formed on the top layer.
- a protective dielectric is deposited over the first and second transistors.
- a trench is formed adjacent to the first transistors to expose the middle layer.
- the middle layer is removed from below the first transistors to form a cavity.
- a dielectric material is deposited in the cavity to provide a transistor on insulator structure for the first transistors and a bulk substrate structure for the second transistors.
- Another method for forming a hybrid semiconductor device includes growing a stack of layers on a semiconductor substrate, the stack of layers including a bottom layer in contact with the substrate, a middle layer on the bottom layer and a top layer on the middle layer; forming shallow trench isolation regions through the stack of layers; forming first and second transistors on the top layer; depositing a conformal liner over the first and second transistors; depositing a dielectric fill over the conformal liner; etching a trench adjacent to the first transistors to expose the middle layer; removing the middle layer from below the first transistors to form a cavity; and depositing a dielectric material in the cavity to provide a transistor on insulator structure for the first transistors and a bulk substrate structure for the second transistors.
- a hybrid semiconductor device includes first and second transistors integrated on a same chip.
- the first transistors are formed on a stack of layers grown on a semiconductor substrate, the stack of layers including a bottom layer in contact with the substrate, a middle layer formed on the bottom layer and a top layer formed on the middle layer where the middle layer includes a dielectric material and the first transistors are formed on the top layer.
- the second transistors are formed on the stack of layers grown on the semiconductor substrate, the stack of layers including the bottom layer in contact with the substrate, a doped well layer formed on the bottom layer and the top layer formed on the doped well layer.
- FIG. 1 is a cross-sectional view showing a stack of layers formed on a substrate and including an additional semiconductor layer for forming vertical transistors in accordance with the present principles;
- FIG. 2 is a cross-sectional view showing a structure of FIG. 1 having vertical transistors formed with a shallow trench isolation region therebetween in accordance with the present principles;
- FIG. 3 is a cross-sectional view showing the structure of FIG. 2 having a liner and a dielectric fill formed over the vertical transistors to form a protective barrier in accordance with the present principles;
- FIG. 4 is a cross-sectional view showing the structure of FIG. 3 having a mask for etching trenches to expose a middle layer of the stack of layers in accordance with the present principles;
- FIG. 5 is a cross-sectional view showing the structure of FIG. 4 with the middle layer of the stack of layers removed below a transistor to form a cavity in accordance with the present principles;
- FIG. 6 is a cross-sectional view showing the structure of FIG. 5 with the cavity filled with dielectric material in accordance with the present principles.
- FIG. 7 is a block/flow diagram showing methods for forming a hybrid semiconductor device in accordance with the present principles.
- VFETs vertical field effect transistors
- fins are formed in a substrate provided on a stack of layers.
- Vertical transistors are formed using the fins.
- the vertical transistors include source and drain regions connected by the fins where the fins function as a device channel.
- Trenches are formed in regions adjacent to some of the vertical transistors.
- An etch process selectively removes material from below some of the vertical transistors to create tunnel space.
- the tunnel space is filled with a dielectric material to provide a semiconductor-on-insulator (SeOI) structure, after the fact, and integrated with the bulk vertical transistors previously fabricated.
- SiOI semiconductor-on-insulator
- the present embodiments may include a design for an integrated circuit chip, which may be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer may transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly.
- the stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer.
- the photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
- the resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- material compounds will be described in terms of listed elements, e.g., SiGe. These compounds include different proportions of the elements within the compound, e.g., SiGe includes Si x Ge 1-x where x is less than or equal to 1, etc. In addition, other elements may be included in the compound and still function in accordance with the present principles. The compounds with additional elements will be referred to herein as alloys.
- any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B).
- such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C).
- This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
- spatially relative terms such as “beneath,” “below,” “lower,” “above.” “upper.” and the like, may be used herein for ease of description to describe one element's or feature's relationship to another element(s) or feature(s) as illustrated in the FIGS. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the FIGS. For example, if the device in the FIGS. is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the term “below” can encompass both an orientation of above and below.
- the device may be otherwise oriented (rotated 90 degrees or at other orientations), and the spatially relative descriptors used herein may be interpreted accordingly.
- a layer is referred to as being “between” two layers, it can be the only layer between the two layers, or one or more intervening layers may also be present.
- a base substrate 110 may be a semiconductor.
- the substrate 110 may be crystalline (e.g., monocrystalline).
- the substrate may be essentially (i.e., except for contaminants) a single element (e.g., silicon), primarily a single element (i.e., with doping), for example, silicon (Si) or germanium (Ge), or the substrate may be a compound semiconductor, for example, a III-V compound semiconductor (e.g., GaAs), SiC, or SiGe.
- the substrate 110 may also have multiple material layers, for example, a semiconductor-on-insulator substrate (SeOI), a silicon-on-insulator substrate (SOI), germanium-on-insulator substrate (GeOI), or silicon-germanium-on-insulator substrate (SGOI).
- the substrate 110 may be a silicon wafer.
- the substrate is a single crystal silicon wafer.
- a single crystal silicon substrate may have a ⁇ 100> or a ⁇ 111> surface.
- a stack of layers 114 is grown on the substrate 110 .
- the stack of layers 114 may include three or more layers.
- the stack of layers 114 includes a bottom layer 122 formed on the substrate 110 , a middle layer 124 formed on the bottom layer 122 and a top layer 126 formed on the middle layer 124 .
- the stack of layers 114 (e.g., the bottom layer 122 , the middle layer 124 and the top layer 126 ) are preferably epitaxially grown to maintain the crystal structure of the substrate 110 and provide a crystal structure for the formation of a semiconductor layer 128 .
- the bottom layer 122 , the middle layer 124 and the top layer 126 are epitaxially grown.
- the bottom layer 122 and the top layer 124 may include a same material.
- Middle layer 124 includes a different material that is selectively etchable with respect to the material(s) of bottom layer 122 and top layer 126 .
- the top layer 126 and the bottom layer 122 include silicon (Si), and in particular, Si:C (carbon doped silicon), and the middle layer 124 includes silicon germanium (SiGe).
- the semiconductor layer 128 may include crystalline Si, although other semiconductor materials may be employed, e.g., SiGe.
- Epitaxy can be done by ultrahigh vacuum chemical vapor deposition (UHVCVD), rapid thermal chemical vapor deposition (RTCVD), metalorganic chemical vapor deposition (MOCVD), low-pressure chemical vapor deposition (LPCVD), limited reaction processing CVD (LRPCVD), molecular beam epitaxy (MBE).
- UHVCVD ultrahigh vacuum chemical vapor deposition
- RTCVD rapid thermal chemical vapor deposition
- MOCVD metalorganic chemical vapor deposition
- LPCVD low-pressure chemical vapor deposition
- LPE limited reaction processing CVD
- MBE molecular beam epitaxy
- Epitaxial materials may be grown from gaseous or liquid precursors.
- Epitaxial materials may be grown using vapor-phase epitaxy (VPE), molecular-beam epitaxy (MBE), liquid-phase epitaxy (LPE), or other suitable process.
- VPE vapor-phase epitaxy
- MBE molecular-beam epitaxy
- LPE liquid-
- Epitaxial silicon, silicon germanium (SiGe), and/or carbon doped silicon (Si:C) silicon can be doped during deposition (in-situ doped) by adding dopants, n-type dopants (e.g., phosphorus or arsenic) or p-type dopants (e.g., boron or gallium), depending on the type of device.
- the Si:C layer may include carbon in the range of 0.2 to 3.0%.
- SiGe When SiGe is epitaxially grown, the SiGe may have germanium content in the range of 5% to 80%, or preferably between 20% and 60%.
- epitaxial growth and/or deposition and “epitaxially formed and/or grown,” mean the growth of a semiconductor material (crystalline material) on a deposition surface of another semiconductor material (crystalline material), in which the semiconductor material being grown (crystalline over layer) has substantially the same crystalline characteristics as the semiconductor material of the deposition surface (seed material).
- the chemical reactants provided by the source gases are controlled, and the system parameters are set so that the depositing atoms arrive at the deposition surface of the semiconductor substrate with sufficient energy to move about on the surface such that the depositing atoms orient themselves to the crystal arrangement of the atoms of the deposition surface.
- an epitaxially grown semiconductor material has substantially the same crystalline characteristics as the deposition surface on which the epitaxially grown material is formed.
- an epitaxially grown semiconductor material deposited on a ⁇ 100 ⁇ orientated crystalline surface will take on a ⁇ 100 ⁇ orientation.
- epitaxial growth and/or deposition processes are selective to forming on semiconductor surface, and generally do not deposit material on exposed surfaces, such as silicon dioxide or silicon nitride surfaces.
- vertical transistors 132 and 134 are fabricated over the stack of layers 120 using the semiconductor layer 128 .
- the lower portion of the semiconductor layer 128 is doped to form a source/drain region 130 from the bulk material of the semiconductor layer 128 .
- the semiconductor layer 128 may also be doped in-situ (during its fabrication).
- the source/drain regions 130 may be n-doped or p-doped.
- the source/drain regions 130 may have a dopant concentration in the range of about 1 ⁇ 10 19 to about 1 ⁇ 10 22 dopant atoms/cm 3 .
- the source/drain regions 130 may form a source or a drain for a vertical FinFET device. It should be noted that a source and a drain may be interchanged, where the drain may be in the substrate below a vertical fin and the source may be formed on the top of a vertical fin.
- a patterned etch process may be performed to etch through the stack of layers 120 into the substrate 110 to provide shallow trenches.
- the shallow trenches are filled with a dielectric material and planarized to form shallow trench isolation (STI) regions 142 .
- STI regions 142 are not formed is predetermined locations where devices on insulators are to be fabricated. For example, an STI 142 is omitted on a left side of the VFET 132 .
- One or more layers in the stack of layers 120 may be doped to form a doped well 138 .
- the doped wells may be formed from the middle layer 124 for VFETs 134 that will be formed on bulk materials.
- the doped well 138 may be n-doped or p-doped with the dopant polarity opposite to the dopant polarity of the source/drain 130 .
- the doped well 138 may be formed by implantation of dopants, diffusion of dopants or in-situ doping.
- the formation of the vertical transistors 132 and 134 includes a bottom spacer layer 140 , which may be formed on an exposed surface of the semiconductor layer 128 followed by a dummy gate material and a top spacer layer.
- the bottom spacer layer 140 may be a dielectric material, for example, silicon oxide (SiO), silicon nitride (SiN), boron nitride (BN), silicon boron carbon nitride (SiBCN), or silicon oxide carbon nitride (SiOCN).
- the bottom spacer layer 140 may be deposited by chemical vapor deposition (CVD), physical layer deposition (PVD), atomic layer deposition (ALD), as well as modifications thereof, such as plasma enhanced (e.g., PECVD), high density plasma (HDPCVD), metal organic (e.g., MOCVD), electron beam (e.g., EB-PVD), low pressure (e.g., LPCVD), etc., or combinations thereof.
- the bottom spacer layer 140 may act as an etch stop layer during fabrication processes.
- a dummy gate layer may be formed on the bottom spacer layer 140 , which may provide a sacrificial template for forming a vertical channel and a gate structure on a channel.
- the dummy gate layer may be amorphous silicon (a-Si) or polycrystalline silicon (p-Si).
- a top spacer layer 160 may be formed on the dummy gate layer, where the top spacer layer 160 may be the same material as the bottom spacer layer 140 .
- the top spacer layer 160 may be a dielectric material, for example, silicon oxide (SiO), silicon nitride (SiN), silicon oxynitride (SiON), or boron nitride (BN), silicon boron carbon nitride (SiBCN), or silicon oxide carbon nitride (SiOCN).
- the bottom spacer layer 140 , dummy gate layer and top spacer layer 160 may form a channel layer stack, where the channel layer stack may provide a template for defining a vertical channel and/or forming a gate structure.
- a photo mask layer may be a temporary resist (e.g., PMMA) that may be deposited on a dielectric layer formed over the device, patterned, and developed.
- the photo mask layer may be a positive resist or a negative resist.
- One or more openings may be patterned in the photo mask layer for forming one or more fin trenches down to the bottom source/drain regions 130 .
- the size and placement of the openings in the photo mask layer may define the width, length, and pitch of the one or more openings, and thereby, the width, length, and pitch of the one or more vertical fins.
- one or more suitable etching processes may be utilized to remove material from the dielectric layer (not shown), top spacer layer 160 , dummy gate layer (not shown), and bottom spacer layer 140 , and to form fin trenches, where the underlying material may act as an etch stop layer for each of the one or more etching processes sequentially utilized to form the fin trench (es).
- the fin trenches may be etched using a directional reactive ion etching (RIE) process.
- RIE reactive ion etching
- At least a portion of a channel layer stack inside the one or more fin trenches may be oxidized to form a dummy layer liner (not shown).
- the dummy layer liner may surround the trench at the level of the dummy gate layer.
- the dummy layer liner may protect the interface between the vertical fin 170 and the dummy gate layer during epitaxial growth and/or subsequent processes, where the dummy layer liner may avoid an amorphous crystal structure of the dummy gate layer interfering with the epitaxial growth to grow the fins 170 .
- Vertical fins 170 may be formed within each of the fin trenches.
- the vertical fins 170 may be formed by epitaxial growth from the exposed surface of the bottom source/drain region 130 .
- the bottom source/drain region 130 may have a ⁇ 100> or ⁇ 111> crystal orientation, and the vertical fins 170 may be formed with the same crystal orientation as the bottom source/drain region 130 .
- the bottom source/drain region 130 may have the same crystal orientation as the bulk substrate 110 or a layer ( 126 ) on the substrate 110 .
- the vertical fins 170 are formed to act as a channel for the VFETs 132 , 134 .
- the vertical fins 170 may be silicon, (Si), germanium (Ge), silicon-germanium (SiGe), gallium arsenide (GaAs), indium gallium arsenide (InGaAs), indium arsenide (InAs), or indium aluminum arsenide (InAlAs).
- the vertical fins 170 may be single crystal epitaxially grown on the bottom source/drain region 130 .
- the vertical fins 170 may extend above the surface of the top spacer layer 160 and expand laterally due to different growth rates of the different crystal faces.
- Ge is included in the fins 170 to obtain electron and hole mobility benefits.
- the one or more vertical fins 170 may have a width in the range of about 6 nm to about 20 nm, or may have a width in the range of about 8 nm to about 15 nm, or may have a width in the range of about 10 nm to about 12 nm, and a height in the range of about 30 nm to about 300 nm, or about 50 nm to about 150 nm.
- the vertical fin body 170 is undoped.
- the vertical fin body 170 is lightly doped, e.g., dopant concentration less than 1 ⁇ 10 19 /cm 3 ).
- a planarization process e.g., chemical mechanical polishing (CMP) may be performed to planarized the fin material.
- CMP chemical mechanical polishing
- a doped material forming a top source/drain 172 may be formed on the vertical fins 170 .
- the top source/drain 172 may be formed by epitaxial growth on the exposed surface of the vertical fins 170 , such that the vertical fins 170 and the top source/drain 172 have the same crystal orientation.
- the top source/drain 172 may be n-doped or p-doped.
- the top source/drain 172 may be doped in-situ during deposition of the top source/drain 172 .
- the locations of the source and drain of the vertical transistor may be reversed such that the drain is on the top of a vertical fin, while the source is at the bottom. The source may, therefore, be at the bottom or the top.
- top source/drain 172 is formed before removing the dummy gate layer and dummy gate liners are removed with top spacer layer 160 in place.
- the dummy gate layer may be removed by a wet chemical etch or other etch process.
- a gate dielectric layer 180 may be formed on the vertical fin 170 and bottom spacer layer 140 where the gate dielectric layer 180 may be conformally deposited.
- the gate dielectric layer 180 may be conformally deposited by atomic layer deposition (ALD) and/or CVD.
- the gate dielectric layer 180 may be silicon oxide, silicon nitride, silicon oxynitride, and/or a high-k material, including but not limited to metal oxides such as hafnium oxide (e.g., HfO 2 ), hafnium silicon oxide (e.g., HfSiO 4 ), hafnium silicon oxynitride (Hf w Si x O y N z ), lanthanum oxide (e.g., La 2 O 3 ), lanthanum aluminum oxide (e.g., LaAlO 3 ), zirconium oxide (e.g., ZrO 2 ), zirconium silicon oxide (e.g., ZrSiO 4 ), zirconium silicon oxynitride (Zr w Si x O y N z ), tantalum oxide (e.g., TaO 2 , Ta 2 O 5 ), titanium oxide (e.g., TiO 2 ), barium strontium titanium oxide (e.
- the high-k dielectric material may further include dopants such as lanthanum and/or aluminum.
- dopants such as lanthanum and/or aluminum.
- the stoichiometry of the high-k dielectric material may vary.
- the gate dielectric layer 180 may have a thickness in the range of about 1.5 nm to about 2.5 nm.
- a gate conductor 182 may be deposited over the gate dielectric layer 180 .
- the gate conductor 182 may include a work function layer (not shown) that may be conformally deposited by ALD and/or CVD.
- the work function layer may be a nitride, including but not limited to titanium nitride (TiN), hafnium nitride (HfN), hafnium silicon nitride (HfSiN), tantalum nitride (TaN), tantalum silicon nitride (TaSiN), tungsten nitride (WN), molybdenum nitride (MoN), niobium nitride (NbN); a carbide, including but not limited to titanium carbide (TiC), tantalum carbide (TaC), hafnium carbide (HfC), and combinations thereof.
- the work function layer may have a thickness in the range of about 1 nm to about 11
- the gate conductor 182 may further include a thin a gate metal layer (not shown) which may be formed on the work function layer, where the gate metal layer may include a thin layer conformally deposited on the work function layer.
- the gate conductor 182 is deposited and patterned to form a gate electrode that may include tungsten (W), aluminum (Al), titanium nitride (TiN), cobalt (Co), etc. or combinations thereof.
- the gate dielectric layer 180 and the gate conductor 182 (and layers thereof) are formed about the vertical fins 170 .
- the gate structure may wrap around three sides or four sides of the vertical fin.
- the gate structure e.g., gate dielectric 180 , gate conductor 182
- top spacer layer 160 e.g., gate conductor 182
- bottom spacer layer 140 e.g., bottom source/drain region 130
- each layer may be removed by a suitable directional etching process (e.g., RIE), where the underlying layer may act as an etch stop layer until trenches 136 are formed.
- RIE directional etching process
- the gate conductor 182 may include tungsten (W). In various embodiments, the gate conductor 182 may extend laterally to allow formation of a metal contact to the gate conductor 182 . The gate conductor 182 may be electrically isolated from the bottom source/drain region 130 by bottom spacer layer 140 .
- vertical transistors 132 , 134 Other methods may be employed to form vertical transistors 132 , 134 .
- device types other than vertical transistor may be employed, for example, horizontal transistors or other components.
- a conformally deposited dielectric liner 202 is formed over and between the transistors 132 , 134 .
- the conformally deposited liner 202 may include a nitride, such as, e.g., SiN, BN, SiON, SiBN, SiBCN, SiOCN, etc., although any suitable combination of those materials may also be employed.
- the liner 202 may be deposited by chemical vapor deposition (CVD), physical layer deposition (PVD), atomic layer deposition (ALD), as well as modifications thereof, such as plasma enhanced (e.g., PECVD), metal organic (e.g., MOCVD), electron beam (e.g., EB-PVD), low pressure (e.g., LPCVD), etc., or combinations thereof.
- CVD chemical vapor deposition
- PVD physical layer deposition
- ALD atomic layer deposition
- PECVD plasma enhanced
- MOCVD metal organic
- EB-PVD electron beam
- low pressure e.g., LPCVD
- a dielectric fill 204 is deposited over the liner 202 .
- the dielectric fill 204 fills in the space between neighboring structures, including VFETs 132 and 134 , and provides electrical insulation between devices and components.
- the dielectric fill 204 may include an oxide, although other suitable dielectric materials may be employed.
- the dielectric fill 204 may be deposited by spin-on, CVD, flowable oxide, or any suitable deposition technique.
- the dielectric fill 204 is planarized down to upper most portions of the liner 202 .
- the planarization process may include a chemical mechanical polish (CMP) process.
- a treatment process such as thermal annealing or UV (ultraviolet) exposure may be performed after the deposition and/or after the CMP of the dielectric fill 204 .
- a mask layer 212 is deposited over the planarized surface of the dielectric fill 204 and the exposed liner 202 .
- the mask layer 212 may include any suitable material to protect the underlying layers during a directional etch process.
- the mask layer 212 may include a photoresist material, a dielectric material or any other suitable mask materials.
- the mask layer 212 may be spun on, deposited (e.g., CVD) or formed by any other formation method.
- the mask layer 212 is patterned to open up holes 210 in the mask layer 212 at positions where trenches 214 are to be formed.
- the patterning may be performed using a lithographic process.
- a directional etch such as, e.g., a RIE, is performed to etch trenches 214 through the dielectric fill 204 through a horizontal portion of the liner 204 and through the top layer 126 to expose the middle layer 124 .
- the middle layer 126 may also be etched through, stopping on the bottom layer 122 .
- the mask layer 212 is removed by an etch or planarization process.
- the device is subjected to a selective etch process to remove the middle layer 124 through the trench 214 .
- the selective process may include a wet or dry etch that selectively removes the material of the middle layer 124 relative to the top layer 126 , the bottom layer 122 , the dielectric fill 204 , the liner 202 and the STI 142 .
- the middle layer 124 includes SiGe and the top and bottom layers include Si:C.
- the SiGe can be selectively removed by a wet etch, e.g., a hydroperoxide etch or an acid etch, e.g., HCl, etc.
- the VFETs 132 , 134 are protected for the etch by a protective envelope formed by the liner 202 and dielectric fill 204 and the in the case of device 132 , the top layer 126 .
- the selective etch process removes the material of the middle layer 124 up to STI region 142 . This forms a tunnel or cavity 220 below device 132 .
- another dielectric fill process is performed to fill the cavity 220 with a dielectric material 222 .
- the dielectric material 222 may be deposited by a PVD process, a CVD process or any process capable of filling the cavity 220 and trench 214 .
- the dielectric material 222 may include a flowable oxide.
- a planarization process is performed (e.g., CMP) to planarize a top surface of the device.
- the VFET 132 is now isolated from the substrate 110 by the dielectric material 222 , and the VFET 134 remains in contact with semiconductor material through layers 126 , 124 , 122 to the substrate 110 to support bulk substrate contact (e.g., to improve heat dissipation, etc.).
- devices formed on insulator e.g., VFETs 132
- devices on bulk e.g., VFETs 134
- ILD interlevel dielectric
- the ILD may include an oxide or other suitable dielectric material.
- Middle-of-the-line contacts may then be formed, where the gate, source and drain contacts may be made to the transistor components.
- One or more trenches may be formed through dielectric fill 204 and liner 202 to form contact holes that land on the gate conductor 182 and the top source/drain regions 172 .
- Source or drain contacts may be self-aligned by removing fill 240 to form the contacts holes.
- the contact holes may extend vertically down to the gate conductor 182 and the top source/drain region 172 to form metal contacts for back-end-of-the-line (BEOL) electrical connections.
- BEOL back-end-of-the-line
- the contact holes may be filled with a barrier layer (not shown) and/or a metal contact fill.
- the barrier layer may be selectively formed in the contact holes to the top source/drain region 172 .
- a metal contact fill for contacts may be tungsten (W), aluminum (Al), or copper (Cu) or other suitable materials.
- the barrier layer may be titanium nitride (TiN), tantalum nitride (TaN), hafnium nitride (HfN), niobium nitride (NbN), tungsten nitride (WN), or combinations thereof, where the barrier layer may prevent diffusion and/or alloying of the metal contact fill material with the top source/drain region 172 and/or gate conductor 182 .
- each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration can be implemented by special purpose hardware-based systems that perform the specified functions or acts or carry out combinations of special purpose hardware and computer instructions.
- a stack of layers are grown on a semiconductor substrate.
- the stack of layers includes a bottom layer in contact with the substrate, a middle layer on the bottom layer and a top layer on the middle layer.
- the stack of layers is epitaxially grown and may include a Si:C layer as the bottom layer, a SiGe layer as the middle layer and a Si:C as the top layer.
- a semiconductor layer may be formed on the stack of layers to form a bottom source/drain region and/or fins (channels) for vertical transistors. The fins may be grown or etched from the semiconductor layer.
- shallow trench isolation (STI) regions are formed through the stack of layers.
- a doped well may be formed in the middle layer for bulk transistors by doping the middle layer.
- transistors are formed on the top layer.
- the transistors may include vertical transistors although any other transistor or component may be employed.
- a conformal liner is deposited over the first and second transistors.
- a dielectric fill is deposited over the conformal liner.
- a trench is etched adjacent to first transistors to expose the middle layer.
- the middle layer is removed from below the first transistors to form a cavity. The middle layer may be removed up to the shallow trench isolation region.
- a dielectric material is deposited in the cavity to provide a transistor on insulator structure for the first transistors and a bulk substrate structure for the second transistors.
- the dielectric material in the cavity may include a flowable oxide to fill the cavity.
- processing continues with the formation of contacts and other structures.
Abstract
Description
- The present invention generally relates to semiconductor processing and devices, and more particularly, to bulk substrate vertical transistors co-integrated with vertical transistors on insulator on a same chip.
- Vertical field effect transistors (VFETs) provide a device option for ever shrinking technology sizes. VFETs are particularly useful beyond 7 nm nodes. Some VFET circuits benefit from VFETs on insulator to minimize junction leakage and capacitance. Other VFET circuits such as electrostatic discharge (ESD) devices benefit from VFETs on a bulk substrate to improve heat dissipation.
- In accordance with an embodiment of the present principles, a method for forming a hybrid semiconductor device includes growing a stack of layers on a semiconductor substrate. The stack of layers includes a bottom layer in contact with the substrate, a middle layer on the bottom layer and a top layer on the middle layer. First and second transistors are formed on the top layer. A protective dielectric is deposited over the first and second transistors. A trench is formed adjacent to the first transistors to expose the middle layer. The middle layer is removed from below the first transistors to form a cavity. A dielectric material is deposited in the cavity to provide a transistor on insulator structure for the first transistors and a bulk substrate structure for the second transistors.
- Another method for forming a hybrid semiconductor device includes growing a stack of layers on a semiconductor substrate, the stack of layers including a bottom layer in contact with the substrate, a middle layer on the bottom layer and a top layer on the middle layer; forming shallow trench isolation regions through the stack of layers; forming first and second transistors on the top layer; depositing a conformal liner over the first and second transistors; depositing a dielectric fill over the conformal liner; etching a trench adjacent to the first transistors to expose the middle layer; removing the middle layer from below the first transistors to form a cavity; and depositing a dielectric material in the cavity to provide a transistor on insulator structure for the first transistors and a bulk substrate structure for the second transistors.
- A hybrid semiconductor device includes first and second transistors integrated on a same chip. The first transistors are formed on a stack of layers grown on a semiconductor substrate, the stack of layers including a bottom layer in contact with the substrate, a middle layer formed on the bottom layer and a top layer formed on the middle layer where the middle layer includes a dielectric material and the first transistors are formed on the top layer. The second transistors are formed on the stack of layers grown on the semiconductor substrate, the stack of layers including the bottom layer in contact with the substrate, a doped well layer formed on the bottom layer and the top layer formed on the doped well layer.
- These and other features and advantages will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
- The disclosure will provide details in the following description of preferred embodiments with reference to the following figures wherein:
-
FIG. 1 is a cross-sectional view showing a stack of layers formed on a substrate and including an additional semiconductor layer for forming vertical transistors in accordance with the present principles; -
FIG. 2 is a cross-sectional view showing a structure ofFIG. 1 having vertical transistors formed with a shallow trench isolation region therebetween in accordance with the present principles; -
FIG. 3 is a cross-sectional view showing the structure ofFIG. 2 having a liner and a dielectric fill formed over the vertical transistors to form a protective barrier in accordance with the present principles; -
FIG. 4 is a cross-sectional view showing the structure ofFIG. 3 having a mask for etching trenches to expose a middle layer of the stack of layers in accordance with the present principles; -
FIG. 5 is a cross-sectional view showing the structure ofFIG. 4 with the middle layer of the stack of layers removed below a transistor to form a cavity in accordance with the present principles; -
FIG. 6 is a cross-sectional view showing the structure ofFIG. 5 with the cavity filled with dielectric material in accordance with the present principles; and -
FIG. 7 is a block/flow diagram showing methods for forming a hybrid semiconductor device in accordance with the present principles. - In accordance with the present principles, methods and structures are provided for integrating vertical field effect transistors (VFETs) on bulk substrates with VFETs on insulator on a same chip. In one embodiment, fins are formed in a substrate provided on a stack of layers. Vertical transistors are formed using the fins. The vertical transistors include source and drain regions connected by the fins where the fins function as a device channel. Trenches are formed in regions adjacent to some of the vertical transistors. An etch process selectively removes material from below some of the vertical transistors to create tunnel space. The tunnel space is filled with a dielectric material to provide a semiconductor-on-insulator (SeOI) structure, after the fact, and integrated with the bulk vertical transistors previously fabricated.
- It is to be understood that the present invention will be described in terms of a given illustrative architecture; however, other architectures, structures, substrate materials and process features and steps may be varied within the scope of the present invention.
- It will also be understood that when an element such as a layer, region or substrate is referred to as being “on” or “over” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
- The present embodiments may include a design for an integrated circuit chip, which may be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer may transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly. The stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer. The photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
- Methods as described herein may be used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case, the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case, the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- It should also be understood that material compounds will be described in terms of listed elements, e.g., SiGe. These compounds include different proportions of the elements within the compound, e.g., SiGe includes SixGe1-x where x is less than or equal to 1, etc. In addition, other elements may be included in the compound and still function in accordance with the present principles. The compounds with additional elements will be referred to herein as alloys.
- Reference in the specification to “one embodiment” or “an embodiment” of the present principles, as well as other variations thereof, means that a particular feature, structure, characteristic, and so forth described in connection with the embodiment is included in at least one embodiment of the present principles. Thus, the appearances of the phrase “in one embodiment” or “in an embodiment”, as well any other variations, appearing in various places throughout the specification are not necessarily all referring to the same embodiment.
- It is to be appreciated that the use of any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B). As a further example, in the cases of “A, B, and/or C” and “at least one of A, B, and C”, such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C). This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments. As used herein, the singular forms “a,” “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises,” “comprising,” “includes” and/or “including,” when used herein, specify the presence of stated features, integers, steps, operations, elements and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components and/or groups thereof.
- Spatially relative terms, such as “beneath,” “below,” “lower,” “above.” “upper.” and the like, may be used herein for ease of description to describe one element's or feature's relationship to another element(s) or feature(s) as illustrated in the FIGS. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the FIGS. For example, if the device in the FIGS. is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the term “below” can encompass both an orientation of above and below. The device may be otherwise oriented (rotated 90 degrees or at other orientations), and the spatially relative descriptors used herein may be interpreted accordingly. In addition, it will also be understood that when a layer is referred to as being “between” two layers, it can be the only layer between the two layers, or one or more intervening layers may also be present.
- It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another element. Thus, a first element discussed below could be termed a second element without departing from the scope of the present concept.
- Referring now to the drawings in which like numerals represent the same or similar elements and initially to
FIG. 1 , a cross-sectional side view of adevice 100 is shown in accordance with an exemplary embodiment. In one or more embodiments, abase substrate 110 may be a semiconductor. Thesubstrate 110 may be crystalline (e.g., monocrystalline). The substrate may be essentially (i.e., except for contaminants) a single element (e.g., silicon), primarily a single element (i.e., with doping), for example, silicon (Si) or germanium (Ge), or the substrate may be a compound semiconductor, for example, a III-V compound semiconductor (e.g., GaAs), SiC, or SiGe. - The
substrate 110 may also have multiple material layers, for example, a semiconductor-on-insulator substrate (SeOI), a silicon-on-insulator substrate (SOI), germanium-on-insulator substrate (GeOI), or silicon-germanium-on-insulator substrate (SGOI). In one or more embodiments, thesubstrate 110 may be a silicon wafer. In various embodiments, the substrate is a single crystal silicon wafer. A single crystal silicon substrate may have a <100> or a <111> surface. - In one or more embodiments, a stack of layers 114 is grown on the
substrate 110. The stack of layers 114 may include three or more layers. In one embodiment, the stack of layers 114 includes abottom layer 122 formed on thesubstrate 110, amiddle layer 124 formed on thebottom layer 122 and atop layer 126 formed on themiddle layer 124. The stack of layers 114 (e.g., thebottom layer 122, themiddle layer 124 and the top layer 126) are preferably epitaxially grown to maintain the crystal structure of thesubstrate 110 and provide a crystal structure for the formation of asemiconductor layer 128. - In one embodiment, the
bottom layer 122, themiddle layer 124 and thetop layer 126 are epitaxially grown. Thebottom layer 122 and thetop layer 124 may include a same material.Middle layer 124 includes a different material that is selectively etchable with respect to the material(s) ofbottom layer 122 andtop layer 126. In one embodiment, thetop layer 126 and thebottom layer 122 include silicon (Si), and in particular, Si:C (carbon doped silicon), and themiddle layer 124 includes silicon germanium (SiGe). Thesemiconductor layer 128 may include crystalline Si, although other semiconductor materials may be employed, e.g., SiGe. - Epitaxy can be done by ultrahigh vacuum chemical vapor deposition (UHVCVD), rapid thermal chemical vapor deposition (RTCVD), metalorganic chemical vapor deposition (MOCVD), low-pressure chemical vapor deposition (LPCVD), limited reaction processing CVD (LRPCVD), molecular beam epitaxy (MBE). Epitaxial materials may be grown from gaseous or liquid precursors. Epitaxial materials may be grown using vapor-phase epitaxy (VPE), molecular-beam epitaxy (MBE), liquid-phase epitaxy (LPE), or other suitable process. Epitaxial silicon, silicon germanium (SiGe), and/or carbon doped silicon (Si:C) silicon can be doped during deposition (in-situ doped) by adding dopants, n-type dopants (e.g., phosphorus or arsenic) or p-type dopants (e.g., boron or gallium), depending on the type of device. When Si:C is epitaxially grown, the Si:C layer may include carbon in the range of 0.2 to 3.0%. When SiGe is epitaxially grown, the SiGe may have germanium content in the range of 5% to 80%, or preferably between 20% and 60%.
- The terms “epitaxial growth and/or deposition” and “epitaxially formed and/or grown,” mean the growth of a semiconductor material (crystalline material) on a deposition surface of another semiconductor material (crystalline material), in which the semiconductor material being grown (crystalline over layer) has substantially the same crystalline characteristics as the semiconductor material of the deposition surface (seed material). In an epitaxial deposition process, the chemical reactants provided by the source gases are controlled, and the system parameters are set so that the depositing atoms arrive at the deposition surface of the semiconductor substrate with sufficient energy to move about on the surface such that the depositing atoms orient themselves to the crystal arrangement of the atoms of the deposition surface. Therefore, an epitaxially grown semiconductor material has substantially the same crystalline characteristics as the deposition surface on which the epitaxially grown material is formed. For example, an epitaxially grown semiconductor material deposited on a {100} orientated crystalline surface will take on a {100} orientation. In some embodiments, epitaxial growth and/or deposition processes are selective to forming on semiconductor surface, and generally do not deposit material on exposed surfaces, such as silicon dioxide or silicon nitride surfaces.
- Referring to
FIG. 2 ,vertical transistors layers 120 using thesemiconductor layer 128. The lower portion of thesemiconductor layer 128 is doped to form a source/drain region 130 from the bulk material of thesemiconductor layer 128. Thesemiconductor layer 128 may also be doped in-situ (during its fabrication). The source/drain regions 130 may be n-doped or p-doped. The source/drain regions 130 may have a dopant concentration in the range of about 1×1019 to about 1×1022 dopant atoms/cm3. In various embodiments, the source/drain regions 130 may form a source or a drain for a vertical FinFET device. It should be noted that a source and a drain may be interchanged, where the drain may be in the substrate below a vertical fin and the source may be formed on the top of a vertical fin. - A patterned etch process may be performed to etch through the stack of
layers 120 into thesubstrate 110 to provide shallow trenches. The shallow trenches are filled with a dielectric material and planarized to form shallow trench isolation (STI)regions 142.STI regions 142 are not formed is predetermined locations where devices on insulators are to be fabricated. For example, anSTI 142 is omitted on a left side of theVFET 132. - One or more layers in the stack of
layers 120 may be doped to form adoped well 138. The doped wells may be formed from themiddle layer 124 forVFETs 134 that will be formed on bulk materials. The doped well 138 may be n-doped or p-doped with the dopant polarity opposite to the dopant polarity of the source/drain 130. In various embodiments, the doped well 138 may be formed by implantation of dopants, diffusion of dopants or in-situ doping. - The formation of the
vertical transistors bottom spacer layer 140, which may be formed on an exposed surface of thesemiconductor layer 128 followed by a dummy gate material and a top spacer layer. Thebottom spacer layer 140 may be a dielectric material, for example, silicon oxide (SiO), silicon nitride (SiN), boron nitride (BN), silicon boron carbon nitride (SiBCN), or silicon oxide carbon nitride (SiOCN). Thebottom spacer layer 140 may be deposited by chemical vapor deposition (CVD), physical layer deposition (PVD), atomic layer deposition (ALD), as well as modifications thereof, such as plasma enhanced (e.g., PECVD), high density plasma (HDPCVD), metal organic (e.g., MOCVD), electron beam (e.g., EB-PVD), low pressure (e.g., LPCVD), etc., or combinations thereof. Thebottom spacer layer 140 may act as an etch stop layer during fabrication processes. - In one or more embodiments, a dummy gate layer (not shown) may be formed on the
bottom spacer layer 140, which may provide a sacrificial template for forming a vertical channel and a gate structure on a channel. In various embodiments, the dummy gate layer (not shown) may be amorphous silicon (a-Si) or polycrystalline silicon (p-Si). - In one or more embodiments, a
top spacer layer 160 may be formed on the dummy gate layer, where thetop spacer layer 160 may be the same material as thebottom spacer layer 140. Thetop spacer layer 160 may be a dielectric material, for example, silicon oxide (SiO), silicon nitride (SiN), silicon oxynitride (SiON), or boron nitride (BN), silicon boron carbon nitride (SiBCN), or silicon oxide carbon nitride (SiOCN). - The
bottom spacer layer 140, dummy gate layer andtop spacer layer 160 may form a channel layer stack, where the channel layer stack may provide a template for defining a vertical channel and/or forming a gate structure. - Fin trenches are formed through the
top spacer layer 160, dummy gate layer andbottom spacer layer 140 to the surface of the bottom source/drain region 130 in accordance with an exemplary embodiment. A photo mask layer (not shown) may be a temporary resist (e.g., PMMA) that may be deposited on a dielectric layer formed over the device, patterned, and developed. The photo mask layer may be a positive resist or a negative resist. One or more openings may be patterned in the photo mask layer for forming one or more fin trenches down to the bottom source/drain regions 130. The size and placement of the openings in the photo mask layer may define the width, length, and pitch of the one or more openings, and thereby, the width, length, and pitch of the one or more vertical fins. - In one or more embodiments, one or more suitable etching processes may be utilized to remove material from the dielectric layer (not shown),
top spacer layer 160, dummy gate layer (not shown), andbottom spacer layer 140, and to form fin trenches, where the underlying material may act as an etch stop layer for each of the one or more etching processes sequentially utilized to form the fin trench (es). In various embodiments, the fin trenches may be etched using a directional reactive ion etching (RIE) process. - In one or more embodiments, after formation of the one or more fin trench(es), at least a portion of a channel layer stack inside the one or more fin trenches may be oxidized to form a dummy layer liner (not shown). The dummy layer liner may surround the trench at the level of the dummy gate layer. The dummy layer liner may protect the interface between the
vertical fin 170 and the dummy gate layer during epitaxial growth and/or subsequent processes, where the dummy layer liner may avoid an amorphous crystal structure of the dummy gate layer interfering with the epitaxial growth to grow thefins 170. -
Vertical fins 170 may be formed within each of the fin trenches. Thevertical fins 170 may be formed by epitaxial growth from the exposed surface of the bottom source/drain region 130. In various embodiments, the bottom source/drain region 130 may have a <100> or <111> crystal orientation, and thevertical fins 170 may be formed with the same crystal orientation as the bottom source/drain region 130. The bottom source/drain region 130 may have the same crystal orientation as thebulk substrate 110 or a layer (126) on thesubstrate 110. Thevertical fins 170 are formed to act as a channel for theVFETs - In one or more embodiments, the
vertical fins 170 may be silicon, (Si), germanium (Ge), silicon-germanium (SiGe), gallium arsenide (GaAs), indium gallium arsenide (InGaAs), indium arsenide (InAs), or indium aluminum arsenide (InAlAs). Thevertical fins 170 may be single crystal epitaxially grown on the bottom source/drain region 130. Thevertical fins 170 may extend above the surface of thetop spacer layer 160 and expand laterally due to different growth rates of the different crystal faces. In particularly useful embodiments, Ge is included in thefins 170 to obtain electron and hole mobility benefits. - In one or more embodiments, the one or more
vertical fins 170 may have a width in the range of about 6 nm to about 20 nm, or may have a width in the range of about 8 nm to about 15 nm, or may have a width in the range of about 10 nm to about 12 nm, and a height in the range of about 30 nm to about 300 nm, or about 50 nm to about 150 nm. In one embodiment, thevertical fin body 170 is undoped. In another embodiment, thevertical fin body 170 is lightly doped, e.g., dopant concentration less than 1×1019/cm3). A planarization process, e.g., chemical mechanical polishing (CMP) may be performed to planarized the fin material. - A doped material forming a top source/
drain 172 may be formed on thevertical fins 170. The top source/drain 172 may be formed by epitaxial growth on the exposed surface of thevertical fins 170, such that thevertical fins 170 and the top source/drain 172 have the same crystal orientation. The top source/drain 172 may be n-doped or p-doped. The top source/drain 172 may be doped in-situ during deposition of the top source/drain 172. In various embodiments, the locations of the source and drain of the vertical transistor may be reversed such that the drain is on the top of a vertical fin, while the source is at the bottom. The source may, therefore, be at the bottom or the top. - The doped material for top source/
drain 172 is formed before removing the dummy gate layer and dummy gate liners are removed withtop spacer layer 160 in place. The dummy gate layer may be removed by a wet chemical etch or other etch process. - After removing dummy layer liners, a
gate dielectric layer 180 may be formed on thevertical fin 170 andbottom spacer layer 140 where thegate dielectric layer 180 may be conformally deposited. Thegate dielectric layer 180 may be conformally deposited by atomic layer deposition (ALD) and/or CVD. Thegate dielectric layer 180 may be silicon oxide, silicon nitride, silicon oxynitride, and/or a high-k material, including but not limited to metal oxides such as hafnium oxide (e.g., HfO2), hafnium silicon oxide (e.g., HfSiO4), hafnium silicon oxynitride (HfwSixOyNz), lanthanum oxide (e.g., La2O3), lanthanum aluminum oxide (e.g., LaAlO3), zirconium oxide (e.g., ZrO2), zirconium silicon oxide (e.g., ZrSiO4), zirconium silicon oxynitride (ZrwSixOyNz), tantalum oxide (e.g., TaO2, Ta2O5), titanium oxide (e.g., TiO2), barium strontium titanium oxide (e.g., BaTiO3—SrTiO3), barium titanium oxide (e.g., BaTiO3), strontium titanium oxide (e.g., SrTiO3), yttrium oxide (e.g., Y2O3), aluminum oxide (e.g., Al2O3), lead scandium tantalum oxide (Pb(ScxTa1-x)O3), and lead zinc niobate (e.g., PbZn1/3 Nb2/3 O3). The high-k dielectric material may further include dopants such as lanthanum and/or aluminum. The stoichiometry of the high-k dielectric material may vary. In various embodiments, thegate dielectric layer 180 may have a thickness in the range of about 1.5 nm to about 2.5 nm. - In one or more embodiments, a
gate conductor 182 may be deposited over thegate dielectric layer 180. Thegate conductor 182 may include a work function layer (not shown) that may be conformally deposited by ALD and/or CVD. The work function layer may be a nitride, including but not limited to titanium nitride (TiN), hafnium nitride (HfN), hafnium silicon nitride (HfSiN), tantalum nitride (TaN), tantalum silicon nitride (TaSiN), tungsten nitride (WN), molybdenum nitride (MoN), niobium nitride (NbN); a carbide, including but not limited to titanium carbide (TiC), tantalum carbide (TaC), hafnium carbide (HfC), and combinations thereof. The work function layer may have a thickness in the range of about 1 nm to about 11 nm, or may have a thickness in the range of about 2 nm to about 5 nm. - In one or more embodiments, the
gate conductor 182 may further include a thin a gate metal layer (not shown) which may be formed on the work function layer, where the gate metal layer may include a thin layer conformally deposited on the work function layer. Thegate conductor 182 is deposited and patterned to form a gate electrode that may include tungsten (W), aluminum (Al), titanium nitride (TiN), cobalt (Co), etc. or combinations thereof. In various embodiments, thegate dielectric layer 180 and the gate conductor 182 (and layers thereof) are formed about thevertical fins 170. In various embodiments, the gate structure may wrap around three sides or four sides of the vertical fin. - In one or more embodiments, the gate structure (e.g.,
gate dielectric 180, gate conductor 182),top spacer layer 160,bottom spacer layer 140 and bottom source/drain region 130 may be patterned and etched to define theVFETs trenches 136 are formed. - In one or more embodiments, the
gate conductor 182 may include tungsten (W). In various embodiments, thegate conductor 182 may extend laterally to allow formation of a metal contact to thegate conductor 182. Thegate conductor 182 may be electrically isolated from the bottom source/drain region 130 bybottom spacer layer 140. - Other methods may be employed to form
vertical transistors - Referring to
FIG. 3 , a conformally depositeddielectric liner 202 is formed over and between thetransistors liner 202 may include a nitride, such as, e.g., SiN, BN, SiON, SiBN, SiBCN, SiOCN, etc., although any suitable combination of those materials may also be employed. Theliner 202 may be deposited by chemical vapor deposition (CVD), physical layer deposition (PVD), atomic layer deposition (ALD), as well as modifications thereof, such as plasma enhanced (e.g., PECVD), metal organic (e.g., MOCVD), electron beam (e.g., EB-PVD), low pressure (e.g., LPCVD), etc., or combinations thereof. - A
dielectric fill 204 is deposited over theliner 202. Thedielectric fill 204 fills in the space between neighboring structures, includingVFETs dielectric fill 204 may include an oxide, although other suitable dielectric materials may be employed. Thedielectric fill 204 may be deposited by spin-on, CVD, flowable oxide, or any suitable deposition technique. Thedielectric fill 204 is planarized down to upper most portions of theliner 202. The planarization process may include a chemical mechanical polish (CMP) process. A treatment process such as thermal annealing or UV (ultraviolet) exposure may be performed after the deposition and/or after the CMP of thedielectric fill 204. - Referring to
FIG. 4 , amask layer 212 is deposited over the planarized surface of thedielectric fill 204 and the exposedliner 202. Themask layer 212 may include any suitable material to protect the underlying layers during a directional etch process. In useful embodiments, themask layer 212 may include a photoresist material, a dielectric material or any other suitable mask materials. Themask layer 212 may be spun on, deposited (e.g., CVD) or formed by any other formation method. - The
mask layer 212 is patterned to open upholes 210 in themask layer 212 at positions wheretrenches 214 are to be formed. The patterning may be performed using a lithographic process. A directional etch, such as, e.g., a RIE, is performed to etchtrenches 214 through thedielectric fill 204 through a horizontal portion of theliner 204 and through thetop layer 126 to expose themiddle layer 124. Themiddle layer 126 may also be etched through, stopping on thebottom layer 122. - Referring to
FIG. 5 , themask layer 212 is removed by an etch or planarization process. The device is subjected to a selective etch process to remove themiddle layer 124 through thetrench 214. The selective process may include a wet or dry etch that selectively removes the material of themiddle layer 124 relative to thetop layer 126, thebottom layer 122, thedielectric fill 204, theliner 202 and theSTI 142. In one embodiment, themiddle layer 124 includes SiGe and the top and bottom layers include Si:C. The SiGe can be selectively removed by a wet etch, e.g., a hydroperoxide etch or an acid etch, e.g., HCl, etc. - The
VFETs 132, 134 (or other devices) are protected for the etch by a protective envelope formed by theliner 202 anddielectric fill 204 and the in the case ofdevice 132, thetop layer 126. The selective etch process removes the material of themiddle layer 124 up toSTI region 142. This forms a tunnel orcavity 220 belowdevice 132. - Referring to
FIG. 6 , another dielectric fill process is performed to fill thecavity 220 with adielectric material 222. Thedielectric material 222 may be deposited by a PVD process, a CVD process or any process capable of filling thecavity 220 andtrench 214. In one embodiment, thedielectric material 222 may include a flowable oxide. A planarization process is performed (e.g., CMP) to planarize a top surface of the device. - The
VFET 132 is now isolated from thesubstrate 110 by thedielectric material 222, and theVFET 134 remains in contact with semiconductor material throughlayers substrate 110 to support bulk substrate contact (e.g., to improve heat dissipation, etc.). In this way, devices formed on insulator, e.g.,VFETs 132, are integrated with devices on bulk, e.g.,VFETs 134, on a same chip orsubstrate 110. This forms a hybrid vertical transistor device or chip. - Processing continues with the formation of an interlevel dielectric (ILD) layer. The ILD may include an oxide or other suitable dielectric material. Middle-of-the-line contacts may then be formed, where the gate, source and drain contacts may be made to the transistor components. One or more trenches may be formed through
dielectric fill 204 andliner 202 to form contact holes that land on thegate conductor 182 and the top source/drain regions 172. Source or drain contacts may be self-aligned by removing fill 240 to form the contacts holes. The contact holes may extend vertically down to thegate conductor 182 and the top source/drain region 172 to form metal contacts for back-end-of-the-line (BEOL) electrical connections. - In various embodiments, the contact holes may be filled with a barrier layer (not shown) and/or a metal contact fill. The barrier layer may be selectively formed in the contact holes to the top source/
drain region 172. In one or more embodiments, a metal contact fill for contacts may be tungsten (W), aluminum (Al), or copper (Cu) or other suitable materials. In various embodiments, the barrier layer may be titanium nitride (TiN), tantalum nitride (TaN), hafnium nitride (HfN), niobium nitride (NbN), tungsten nitride (WN), or combinations thereof, where the barrier layer may prevent diffusion and/or alloying of the metal contact fill material with the top source/drain region 172 and/orgate conductor 182. - Referring to
FIG. 7 , methods for forming a hybrid semiconductor device are illustratively shown. In some alternative implementations, the functions noted in the blocks may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. It will also be noted that each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration, can be implemented by special purpose hardware-based systems that perform the specified functions or acts or carry out combinations of special purpose hardware and computer instructions. - In
block 302, a stack of layers are grown on a semiconductor substrate. The stack of layers includes a bottom layer in contact with the substrate, a middle layer on the bottom layer and a top layer on the middle layer. In one embodiment, the stack of layers is epitaxially grown and may include a Si:C layer as the bottom layer, a SiGe layer as the middle layer and a Si:C as the top layer. A semiconductor layer may be formed on the stack of layers to form a bottom source/drain region and/or fins (channels) for vertical transistors. The fins may be grown or etched from the semiconductor layer. - In
block 304, shallow trench isolation (STI) regions are formed through the stack of layers. Inblock 306, a doped well may be formed in the middle layer for bulk transistors by doping the middle layer. Inblock 308, transistors are formed on the top layer. The transistors may include vertical transistors although any other transistor or component may be employed. Inblock 310, a conformal liner is deposited over the first and second transistors. Inblock 312, a dielectric fill is deposited over the conformal liner. Inblock 314, a trench is etched adjacent to first transistors to expose the middle layer. Inblock 316, the middle layer is removed from below the first transistors to form a cavity. The middle layer may be removed up to the shallow trench isolation region. - In
block 318, a dielectric material is deposited in the cavity to provide a transistor on insulator structure for the first transistors and a bulk substrate structure for the second transistors. The dielectric material in the cavity may include a flowable oxide to fill the cavity. Inblock 120, processing continues with the formation of contacts and other structures. - Having described preferred embodiments for hybrid vertical transistors (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments disclosed which are within the scope of the invention as outlined by the appended claims. Having thus described aspects of the invention, with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.
Claims (14)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/177,941 US9859301B1 (en) | 2016-06-09 | 2016-06-09 | Methods for forming hybrid vertical transistors |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/177,941 US9859301B1 (en) | 2016-06-09 | 2016-06-09 | Methods for forming hybrid vertical transistors |
Publications (2)
Publication Number | Publication Date |
---|---|
US20170358607A1 true US20170358607A1 (en) | 2017-12-14 |
US9859301B1 US9859301B1 (en) | 2018-01-02 |
Family
ID=60573101
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/177,941 Active US9859301B1 (en) | 2016-06-09 | 2016-06-09 | Methods for forming hybrid vertical transistors |
Country Status (1)
Country | Link |
---|---|
US (1) | US9859301B1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170012126A1 (en) * | 2014-03-28 | 2017-01-12 | Intel Corporation | Selectively regrown top contact for vertical semiconductor devices |
US20170213729A1 (en) * | 2014-07-30 | 2017-07-27 | Hewlett Packard Enterprise Development Lp | Hybrid multilayer device |
US10381801B1 (en) | 2018-04-26 | 2019-08-13 | Hewlett Packard Enterprise Development Lp | Device including structure over airgap |
US20200075339A1 (en) * | 2018-08-29 | 2020-03-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Methods of Forming Contact Features in Semiconductor Devices |
US10586847B2 (en) | 2016-01-15 | 2020-03-10 | Hewlett Packard Enterprise Development Lp | Multilayer device |
US10629500B2 (en) * | 2018-07-05 | 2020-04-21 | Globalfoundries Inc. | Product that includes a plurality of vertical transistors with a shared conductive gate plug |
US10658177B2 (en) | 2015-09-03 | 2020-05-19 | Hewlett Packard Enterprise Development Lp | Defect-free heterogeneous substrates |
US11088244B2 (en) | 2016-03-30 | 2021-08-10 | Hewlett Packard Enterprise Development Lp | Devices having substrates with selective airgap regions |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140027817A1 (en) * | 2012-07-27 | 2014-01-30 | Freescale Semiconductor, Inc. | Hybrid transistor |
US9443982B1 (en) * | 2016-02-08 | 2016-09-13 | International Business Machines Corporation | Vertical transistor with air gap spacers |
-
2016
- 2016-06-09 US US15/177,941 patent/US9859301B1/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140027817A1 (en) * | 2012-07-27 | 2014-01-30 | Freescale Semiconductor, Inc. | Hybrid transistor |
US9443982B1 (en) * | 2016-02-08 | 2016-09-13 | International Business Machines Corporation | Vertical transistor with air gap spacers |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10727339B2 (en) * | 2014-03-28 | 2020-07-28 | Intel Corporation | Selectively regrown top contact for vertical semiconductor devices |
US20170012126A1 (en) * | 2014-03-28 | 2017-01-12 | Intel Corporation | Selectively regrown top contact for vertical semiconductor devices |
US20170213729A1 (en) * | 2014-07-30 | 2017-07-27 | Hewlett Packard Enterprise Development Lp | Hybrid multilayer device |
US10366883B2 (en) * | 2014-07-30 | 2019-07-30 | Hewlett Packard Enterprise Development Lp | Hybrid multilayer device |
US11004681B2 (en) | 2015-09-03 | 2021-05-11 | Hewlett Packard Enterprise Development Lp | Defect-free heterogeneous substrates |
US10658177B2 (en) | 2015-09-03 | 2020-05-19 | Hewlett Packard Enterprise Development Lp | Defect-free heterogeneous substrates |
US10586847B2 (en) | 2016-01-15 | 2020-03-10 | Hewlett Packard Enterprise Development Lp | Multilayer device |
US11088244B2 (en) | 2016-03-30 | 2021-08-10 | Hewlett Packard Enterprise Development Lp | Devices having substrates with selective airgap regions |
US10381801B1 (en) | 2018-04-26 | 2019-08-13 | Hewlett Packard Enterprise Development Lp | Device including structure over airgap |
US10629500B2 (en) * | 2018-07-05 | 2020-04-21 | Globalfoundries Inc. | Product that includes a plurality of vertical transistors with a shared conductive gate plug |
US11018011B2 (en) * | 2018-08-29 | 2021-05-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Methods of forming contact features in semiconductor devices |
US20200075339A1 (en) * | 2018-08-29 | 2020-03-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Methods of Forming Contact Features in Semiconductor Devices |
US11532480B2 (en) | 2018-08-29 | 2022-12-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Methods of forming contact features in semiconductor devices |
Also Published As
Publication number | Publication date |
---|---|
US9859301B1 (en) | 2018-01-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10804278B2 (en) | High density programmable e-fuse co-integrated with vertical FETs | |
US10170465B2 (en) | Co-fabrication of vertical diodes and fin field effect transistors on the same substrate | |
US10541331B2 (en) | Fabrication of a vertical fin field effect transistor with an asymmetric gate structure | |
US10411127B2 (en) | Forming a combination of long channel devices and vertical transport fin field effect transistors on the same substrate | |
US10164092B2 (en) | Tapered vertical FET having III-V channel | |
US9859301B1 (en) | Methods for forming hybrid vertical transistors | |
US10903338B2 (en) | Vertical FET with shaped spacer to reduce parasitic capacitance | |
US20220045196A1 (en) | Uniform interfacial layer on vertical fin sidewalls of vertical transport field-effect transistors | |
US9786758B1 (en) | Vertical Schottky barrier FET | |
US11239360B2 (en) | Vertical transport field effect transistor structure with self-aligned top junction through early top source/drain epitaxy | |
US20180026114A1 (en) | Unipolar spacer formation for finfets | |
US10692776B2 (en) | Formation of VTFET fin and vertical fin profile | |
US10811322B1 (en) | Different gate widths for upper and lower transistors in a stacked vertical transport field-effect transistor structure | |
US11145758B2 (en) | Fully-depleted CMOS transistors with u-shaped channel |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BALAKRISHNAN, KARTHIK;CHENG, KANGGUO;HASHEMI, POUYA;AND OTHERS;SIGNING DATES FROM 20160602 TO 20160606;REEL/FRAME:038861/0824 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:054823/0440 Effective date: 20210104 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |