US20170309547A1 - Method for manufacturing semiconductor device, and semiconductor device - Google Patents
Method for manufacturing semiconductor device, and semiconductor device Download PDFInfo
- Publication number
- US20170309547A1 US20170309547A1 US15/643,903 US201715643903A US2017309547A1 US 20170309547 A1 US20170309547 A1 US 20170309547A1 US 201715643903 A US201715643903 A US 201715643903A US 2017309547 A1 US2017309547 A1 US 2017309547A1
- Authority
- US
- United States
- Prior art keywords
- die pad
- area
- plane
- semiconductor device
- holes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 203
- 238000000034 method Methods 0.000 title claims abstract description 116
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 11
- 239000011347 resin Substances 0.000 claims abstract description 66
- 229920005989 resin Polymers 0.000 claims abstract description 66
- 230000008878 coupling Effects 0.000 claims abstract description 17
- 238000010168 coupling process Methods 0.000 claims abstract description 17
- 238000005859 coupling reaction Methods 0.000 claims abstract description 17
- 230000002441 reversible effect Effects 0.000 claims abstract description 17
- 238000007789 sealing Methods 0.000 claims abstract description 12
- 230000003746 surface roughness Effects 0.000 claims description 32
- 230000002093 peripheral effect Effects 0.000 claims description 24
- 230000008569 process Effects 0.000 description 65
- 206010040844 Skin exfoliation Diseases 0.000 description 46
- 238000004299 exfoliation Methods 0.000 description 46
- 229910052751 metal Inorganic materials 0.000 description 43
- 239000002184 metal Substances 0.000 description 43
- 238000007747 plating Methods 0.000 description 43
- 239000000463 material Substances 0.000 description 40
- 230000015572 biosynthetic process Effects 0.000 description 31
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 23
- 238000011161 development Methods 0.000 description 21
- 230000018109 developmental process Effects 0.000 description 21
- 238000012986 modification Methods 0.000 description 18
- 230000004048 modification Effects 0.000 description 18
- 239000010949 copper Substances 0.000 description 17
- 239000010931 gold Substances 0.000 description 16
- 238000005520 cutting process Methods 0.000 description 14
- 230000002401 inhibitory effect Effects 0.000 description 14
- 229910000679 solder Inorganic materials 0.000 description 14
- 238000007788 roughening Methods 0.000 description 13
- 239000000725 suspension Substances 0.000 description 12
- 239000002585 base Substances 0.000 description 10
- 230000009545 invasion Effects 0.000 description 10
- 239000000758 substrate Substances 0.000 description 10
- 238000010586 diagram Methods 0.000 description 9
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 9
- 229910052737 gold Inorganic materials 0.000 description 9
- 229910052759 nickel Inorganic materials 0.000 description 9
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 7
- 229910052802 copper Inorganic materials 0.000 description 7
- 238000005516 engineering process Methods 0.000 description 7
- 238000012545 processing Methods 0.000 description 7
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 6
- 239000000853 adhesive Substances 0.000 description 6
- 230000001070 adhesive effect Effects 0.000 description 6
- 238000010438 heat treatment Methods 0.000 description 6
- 239000010410 layer Substances 0.000 description 6
- 230000000694 effects Effects 0.000 description 5
- 238000009713 electroplating Methods 0.000 description 5
- 238000005530 etching Methods 0.000 description 5
- 238000002360 preparation method Methods 0.000 description 5
- 239000004593 Epoxy Substances 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 230000007423 decrease Effects 0.000 description 4
- 230000006866 deterioration Effects 0.000 description 4
- 230000012447 hatching Effects 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 229920001187 thermosetting polymer Polymers 0.000 description 4
- 241000272168 Laridae Species 0.000 description 3
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- 229910045601 alloy Inorganic materials 0.000 description 3
- 239000000956 alloy Substances 0.000 description 3
- 238000005452 bending Methods 0.000 description 3
- 230000017525 heat dissipation Effects 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 239000004332 silver Substances 0.000 description 3
- 238000012546 transfer Methods 0.000 description 3
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 239000012141 concentrate Substances 0.000 description 2
- 239000000470 constituent Substances 0.000 description 2
- 238000001723 curing Methods 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 238000011156 evaluation Methods 0.000 description 2
- 238000013007 heat curing Methods 0.000 description 2
- 229910021645 metal ion Inorganic materials 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 229910052763 palladium Inorganic materials 0.000 description 2
- 238000009751 slip forming Methods 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 239000011800 void material Substances 0.000 description 2
- 229910017770 Cu—Ag Inorganic materials 0.000 description 1
- 241000587161 Gomphocarpus Species 0.000 description 1
- 229910020830 Sn-Bi Inorganic materials 0.000 description 1
- 229910018728 Sn—Bi Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- PQIJHIWFHSVPMH-UHFFFAOYSA-N [Cu].[Ag].[Sn] Chemical compound [Cu].[Ag].[Sn] PQIJHIWFHSVPMH-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 239000012790 adhesive layer Substances 0.000 description 1
- 239000003513 alkali Substances 0.000 description 1
- JWVAUCBYEDDGAD-UHFFFAOYSA-N bismuth tin Chemical compound [Sn].[Bi] JWVAUCBYEDDGAD-UHFFFAOYSA-N 0.000 description 1
- 230000001427 coherent effect Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000005868 electrolysis reaction Methods 0.000 description 1
- 239000000383 hazardous chemical Substances 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000004615 ingredient Substances 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- JEIPFZHSYJVQDO-UHFFFAOYSA-N iron(III) oxide Inorganic materials O=[Fe]O[Fe]=O JEIPFZHSYJVQDO-UHFFFAOYSA-N 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 230000033001 locomotion Effects 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 239000013528 metallic particle Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000036961 partial effect Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 230000002829 reductive effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000011179 visual inspection Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3142—Sealing arrangements between parts, e.g. adhesion promotors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/4952—Additional leads the additional leads being a bump or a wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
- H01L23/49551—Cross section geometry characterised by bent parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49568—Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/49105—Connecting at different heights
- H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/78301—Capillary
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00012—Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/183—Connection portion, e.g. seal
- H01L2924/18301—Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part
Definitions
- the present invention relates to a semiconductor device and its manufacturing technology, for example, to a technology that is effective when being applied to a semiconductor device whose semiconductor chip is mounted on a die pad.
- Japanese Unexamined Patent Publication No. 2001-85591 and Japanese Unexamined Patent Publication No. 2001-77275 describe forming long and slender grooves over an upper surface and an undersurface of a die pad part (chip pad) over which a semiconductor chip is mounted.
- tab exposure type semiconductor device As a package mode of a semiconductor device, there is a so-called tab exposure type semiconductor device in which a die pad (tab) over which a semiconductor chip is mounted is exposed from a sealed body. Since the tab exposure type semiconductor device can enlarge an area of a heat radiation path to the outside of the semiconductor device, it can improve heat dissipation. Moreover, a die pad can be used as a terminal by electrically coupling the die pad and the semiconductor chip.
- a plane area of the die pad becomes larger than a plane area of the semiconductor chip.
- exfoliation of the sealed body for sealing the semiconductor chip and the die pad becomes easy to occur, and deterioration in the reliability of the semiconductor device poses a problem.
- a method for manufacturing a semiconductor device that is one embodiment has a bonding process of mounting the semiconductor chip over a first plane of the die pad having the first plane whose area is larger than that of a reverse side of the semiconductor chip. Moreover, it has a sealed body formation process of sealing the semiconductor chip so that a second plane opposite to the first plane of the die pad may be exposed after the bonding process.
- the first plane of the die pad has a hollow part arrangement area that is arranged around an area over which the semiconductor chip is mounted and in which a groove or multiple holes are formed. Moreover, surface roughness of the first plane is made coarser than surface roughness of the second plane.
- FIG. 1 is a top view of a semiconductor device that is one embodiment
- FIG. 2 is a bottom view of the semiconductor device shown in FIG. 1 ;
- FIG. 3 is a perspective plan view showing an internal structure of the semiconductor device in a state in which a sealed body shown in FIG. 1 is removed;
- FIG. 4 is a sectional view taken along an A-A line of FIG. 1 ;
- FIG. 5 is a sectional view taken along a B-B line of FIG. 1 ;
- FIG. 6 is a diagram schematically showing a surface state of a die pad shown in FIG. 4 ;
- FIG. 7 is a diagram schematically showing a surface state of a die pad of a semiconductor device different from that of FIG. 6 ;
- FIG. 8 is an enlarged plan view of a part C of FIG. 3 ;
- FIG. 9 is an enlarged sectional view taken along an A-A line of FIG. 8 ;
- FIG. 10 is a perspective plan view showing an undersurface side of the semiconductor device shown in FIG. 3 ;
- FIG. 11 is an explanatory diagram showing an assembly flow of the semiconductor device shown in FIG. 1 to FIG. 10 ;
- FIG. 12 is a plan view showing an overall structure of a lead frame prepared in a lead frame preparation process of FIG. 11 ;
- FIG. 13 is an enlarged plan view of a part of multiple product formation areas shown in FIG. 12 ;
- FIG. 14 is an enlarged sectional view of the lead frame shown in FIG. 13 ;
- FIG. 15 is an enlarged plan view showing a state in which a semiconductor chip is mounted over the die pad shown in FIG. 13 though a bonding material;
- FIG. 16 is an enlarged sectional view showing a state in which a semiconductor chip is mounted over the die pad shown in FIG. 14 though the bonding material;
- FIG. 17 is an enlarged plan view showing a state in which the semiconductor chip shown in FIG. 15 , multiple leads, and the die pad are electrically coupled through wires;
- FIG. 18 is an enlarged sectional view showing a state in which the semiconductor chip shown in FIG. 16 and the multiple leads are electrically coupled through the wires;
- FIG. 19 is an enlarged plan view showing a state in which the sealed body is formed in a product formation area of the lead frame shown in FIG. 17 ;
- FIG. 20 is an enlarged sectional view showing a state in which the sealed body is formed in a product formation area of the lead frame shown in FIG. 18 ;
- FIG. 21 is an explanatory diagram schematically showing a flow of a resin for sealing in a cross section in which a part of FIG. 20 is enlarged;
- FIG. 22 is an enlarged sectional view showing a state in which a metal film (outer plating film, solder film) is formed over an exposed surface of the multiple leads and the die pad that are exposed from the sealed body shown in FIG. 20 ;
- a metal film outer plating film, solder film
- FIG. 23 is an enlarged plan view showing a state in which the multiple leads over which metal films are formed in an outer plating process shown in FIG. 11 are cut from a frame part of the lead frame, and are formed into shapes;
- FIG. 24 is an enlarged plan view showing a state in which suspension leads of the lead frame shown in FIG. 23 are cut and separated from the frame part (dam part);
- FIG. 25 is a sectional view showing a semiconductor device that is a modification of FIG. 4 ;
- FIG. 26 is an enlarged sectional view of a part of the semiconductor device shown in FIG. 25 ;
- FIG. 27 is an enlarged plan view showing a semiconductor device that is a modification of FIG. 8 ;
- FIG. 28 is an enlarged sectional view showing a semiconductor device that is an other modification of FIG. 9 ;
- FIG. 29 is an enlarged sectional view showing a semiconductor device that is an other modification of FIG. 9 .
- each one is each portion of a single example; or each one is a partial detail of an other example; each one is a modification of a part or the whole of the other example, etc.
- a repeated explanation of the same portion is omitted in principle.
- each component in the embodiment is not indispensable except for the case where it is clearly indicated that it is not dispensable in particular, the case where it (or they) is limited to the number theoretically, and the case where it is clearly not so from its context.
- a Cu layer, nickel plating, etc. when speaking of gold plating, a Cu layer, nickel plating, etc., they shall not be necessarily limited to pure materials, but they shall include members that contain gold, Cu, nickel, etc. as their principal components, respectively, except for a case where it is especially clearly indicated that it is not so.
- the numerical value when referring to a specific numerical value or quantity, the numerical value may be a numerical value exceeding the specific numerical value and may be a numerical value less than the specific numerical value, except for the case where it is clearly indicated that the numerical value or quantity is limited to such values in particular, the case where it is limited to that number theoretically, and the case where it is clearly not so from its context.
- FIG. 1 in a top view of a semiconductor device of this embodiment, and FIG. 2 is a bottom view of the semiconductor device shown in FIG. 1 .
- FIG. 3 is a perspective plan view showing an internal structure of the semiconductor device with the sealed body shown in FIG. 1 removed.
- FIG. 4 is a sectional view taken along an A-A line of FIG. 1
- FIG. 5 is a sectional view taken along a B-B line of FIG. 1 .
- the semiconductor device 1 of this embodiment has a die pad (chip mounting part, tab) 10 (refer to FIG. 3 to FIG. 5 ) and a semiconductor chip 3 (refer to FIG. 3 to FIG. 5 ) mounted over the die pad 10 through a die bonding material (adhesive) 8 (refer to FIG. 3 to FIG. 5 ).
- the semiconductor device 1 has multiple leads (terminals, external terminals) 4 arranged next to (in the periphery of) the semiconductor chip 3 (die pad 10 ), and multiple wires (conductive members) 5 (refer to FIG. 3 and FIG.
- the semiconductor device 1 has a sealed body (resin body) 7 for sealing the semiconductor chip 3 and the multiple wires 5 .
- multiple suspension leads 9 are coupled to the die pad 10 .
- a planar shape of the sealed body (resin body) 7 shown in FIG. 1 has a rectangular shape, and in this embodiment, it is a square, for example. In detail, each corner part is subjected to a chamfering processing, and thereby, this inhibits chipping of the sealed body 7 .
- the sealed body 7 has an upper surface 7 a , an undersurface (reverse side, mounting surface) 7 b (refer to FIG. 2 ) opposite to this upper surface 7 a , and side faces 7 c located between this upper surface 7 a and the undersurface 7 b .
- the side face 7 c is made to be an inclined plane, as shown in FIG. 4 .
- the corner part of the sealed body 7 includes a surrounding area of a corner that is an intersection of arbitrary sides (two principal sides) that intersect among four sides (four principal sides) of the sealed body 7 .
- a part of the corner part of the sealed body 7 is subjected to the chamfering processing as shown in FIG. 1 , the intersection of the principal sides is arranged outside the corner part of the sealed body 7 .
- a chamfered part is small enough as compared with the length of the principal side, the explanation is given supposing that a center of the chamfered part is the corner of the sealed body 7 in this application.
- the chamfered part corresponds to the corner part when the area is subjected to the chamfering processing, and an intersection of the two arbitrary sides (two principal sides) corresponds to the corner part when the area is not subjected to the chamfering processing.
- the corner part of the sealed body 7 when referring to the corner part of the sealed body 7 , it is used to signify the same meaning and content as described above, especially except for the case where a purport that it is used as a different meaning and content is clearly described.
- the multiple leads 4 are arranged along each side (each principal side) of the sealed body 7 , respectively, in the semiconductor device 1 .
- the multiple leads 4 are each comprised of a metal material, respectively. In this embodiment, it is comprised of copper (Cu), or a layered metal film made by forming a metal film (its illustration is omitted) comprised, for example, of nickel (Ni) over a surface of a base material comprised of copper (Cu).
- Cu copper
- Ni nickel
- Cu copper
- each of the multiple leads 4 is formed so that a part thereof (outer lead part 4 b ) extrudes outward from the side face 7 c of the sealed body 7 and is formed into a shape of a gull wing outside the sealed body 7 .
- the outer lead parts 4 b of the multiple leads 4 each have multiple bends, respectively, and an end part of the outer lead part 4 b is arranged at a position lower than the undersurface 7 b of the sealed body 7 .
- a metal film SD is formed over an exposed part (outer lead part 4 b ) coming out from the sealed body 7 of the lead 4 , and covers the undersurface of the above-mentioned base material.
- the metal film SD is comprised of a solder film (outer plating film) formed, for example, by a plating method, and functions as a bonding material when the lead 4 is bonded to a terminal on an unillustrated mounted substrate side.
- the metal film SD of this embodiment is comprised of a so-called lead-free solder that substantially contains no lead (Pb).
- Pb lead-free solder
- the lead-free solder means one whose content of lead (Pb) is less than or equal to 0.1 wt %, and this content is defined as a standard of RoHS (Restriction of Hazardous Substances) Directive.
- the semiconductor device 1 is a die pad exposure type (tab exposure type) semiconductor device.
- the die pad 10 is comprised of a metal material whose thermal conductivity is higher than that of the sealed body 7 , and, in this embodiment, is comprised, for example, of cupper (Cu), or a layered metal film obtained by forming a metal film (its illustration is omitted) comprised of nickel (Ni) over the surface of a base material comprised of copper (Cu).
- the die pad exposure type semiconductor device can improve heat dissipation of its package as compared with the semiconductor device such that the die pad 10 is not exposed by exposing a metal member, for example, of copper (Cu), etc. (die pad 10 ) whose thermal conductivity is higher than that of the sealed body 7 .
- the undersurface 10 b of the die pad 10 is coupled with a terminal of the mounted substrate, for example, through a solder material (bonding material), heat generated in the semiconductor device can be discharged to the mounted substrate side further efficiently.
- the semiconductor chip 3 and the die pad 10 are electrically coupled, and the die pad 10 is used as an external terminal.
- the die pad 10 is supplied, for example, with a reference potential (e.g., earth potential).
- a reference potential e.g., earth potential
- the metal film SD that functions as the bonding material at the time of mounting is formed over the undersurface 10 b of the die pad 10 , and covers the undersurface of the base material.
- the metal film SD is the solder film formed, for example, by a plating method as described above.
- an upper surface (chip mounting surface) 10 a of the die pad 10 has a planar shape of quadrangle (quadrilateral). In this embodiment, it is a square, for example.
- an external size (plane size) of the die pad 10 is larger than an external size (plane size of a reverse side 3 b shown in FIG. 4 ) of the semiconductor chip 3 . It is possible to improve the heat dissipation by mounting the semiconductor chip 3 over the die pad 10 that has a larger area than its external size in this way and exposing the undersurface 10 b of the die pad 10 from the sealed body 7 as shown in FIG. 2 .
- Other detailed structures of the die pad 10 will be described later.
- each of the multiple leads 4 has an inner lead part 4 a that is sealed by the sealed body 7 and the outer lead part 4 b that is exposed from the sealed body 7 .
- the metal film SD is formed over surfaces (upper surface, undersurface, and side faces) of the outer lead part 4 b .
- the inner lead part 4 a includes a wire bonding area to which the wire 5 is bonded.
- multiple suspension leads 9 are coupled (linked) to the die pad 10 .
- One end part of each of the multiple suspension leads 9 is coupled to a corner part (corner) of the die pad 10 forming a quadrangle in a plan view, respectively.
- the other end part of each of the multiple suspension leads extends toward the corner part of the sealed body 7 and is exposed form the sealed body 7 in the corner part, respectively.
- the die pad 10 is arranged at a height different from that of the inner lead part 4 a (offset arrangement).
- the die pad 10 is arranged in a position lower than that of the inner lead part 4 a (down set arrangement).
- it is desirable that the lead 4 is derived from a position that is a middle of the upper surface 7 a and the undersurface 7 b in the side face 7 c of the sealed body 7 . This is because the inner lead part 4 a is firmly fixed by the sealed body 7 .
- the die pad 10 is offset arranged (down set arranged).
- an inclination part 9 a (refer to FIG. 5 ) is formed in each of the multiple suspension leads 9 that support the die pad 10 .
- the die pad 10 can be offset arranged (down set arrangement).
- the semiconductor chip 3 is mounted over the die pad 10 .
- the semiconductor chip 3 is mounted over a chip mounting area 10 d (refer to FIG. 4 and FIG. 5 ) located in a center of the die pad 10 .
- the semiconductor chip 3 is mounted over the die pad 10 through the die bonding material (adhesive) 8 with the reverse side 3 b facing an upper surface 10 a of the die pad 10 .
- the semiconductor chip 3 is mounted by a method whereby an opposite surface (reverse side 3 b ) of a surface (principal plane) 3 a over which the multiple pads PD are formed is made to face the chip mounting surface (upper surface 10 a ), i.e., by a so-called face-up installation.
- This die bonding material 8 is an adhesive used in die bonding the semiconductor chip 3 , and for this, an epoxy system adhesive or a conductive adhesive that is an epoxy system thermosetting resin in which metallic particles comprised of silver (Ag), etc. are contained is used, for example.
- a planar shape of the semiconductor chip 3 mounted over the die pad 10 is comprised of a quadrangle. In this embodiment, it is a square, for example.
- the semiconductor chip 3 has a surface (principal plane, upper surface) 3 a , a reverse side (principal plane, undersurface) 3 b opposite to the surface 3 a , and a side face located between these surface 3 a and reverse side 3 b .
- multiple pads (bonding pads) PD are formed over the surface 3 a of the semiconductor chip 3 , and in this embodiment, the multiple pads PD are formed along each side of the surface 3 a .
- the semiconductor chip 3 (in detail, the semiconductor substrate of the semiconductor chip 3 ) is comprised, for example, of silicon (Si). Moreover, over the surface 3 a , an insulating layer that covers the base material of the semiconductor chip 3 and the wiring is formed, and a surface of each of the multiple pads PD is exposed from the insulating layer in an opening formed in this insulating layer. Moreover, this pad PD is comprised of a metal, and in this embodiment, it is comprised, for example, of aluminum (Al). Incidentally, an alloy layer whose principal component is aluminum (Al) may be used for the pad PD.
- the multiple leads 4 comprised, for example, of copper (Cu) that is the same as the die pad 10 are arranged around the semiconductor chip 3 (in detail, in the periphery of the die pad 10 ). Then, the multiple pads (bonding pads) PD formed over the surface 3 a of the semiconductor chip 3 are electrically coupled with the multiple leads 4 through the multiple wires (conductive members) 5 , respectively.
- the wire 5 is comprised, for example, of gold (Au), one part of the wire 5 (e.g., one end part) is bonded to the pad PD, and the other part thereof (e.g., the other end part) is bonded to a bonding area of the lead 4 .
- a plating film that is comprised, for example, of silver (Ag) or gold (Au) over a surface of the bonding area of the lead 4 .
- a bonding strength with the wire 5 comprised of gold (Au) can be improved by forming the plating film comprised of silver (Ag) or gold (Au) over the surface of the bonding area (wire bonding area) of the lead 4 (inner lead part 4 a ).
- one part of the multiple pads PD are electrically coupled with a wire bonding area of the die pad 10 through wires (conductive members) 5 b .
- the multiple wires 5 that are electrically coupled with the multiple pads PD of the semiconductor chip 3 include the wires 5 a that electrically couple the multiple pads PD and the multiple leads 4 , and the wire 5 b that electrically couple the pads PD and the die pad 10 .
- the die pad 10 can be utilized as an external terminal.
- the reference potential e.g., earth potential
- the reference potential is supplied to the die pad 10
- the reference potential is supplied to the semiconductor chip 3 through the die pad 10 and the wire 5 b.
- FIG. 6 is an explanatory diagram schematically showing a surface state of the die pad shown in FIG. 4
- FIG. 7 is a diagram schematically showing a surface state of the die pad of the semiconductor device different from that of FIG. 6
- FIG. 8 is an enlarged plan view of a part C of FIG. 3
- FIG. 9 is an enlarged sectional view thereof taken along an A-A line of FIG. 8
- FIG. 10 is a perspective plan view showing the undersurface side of the semiconductor device shown in FIG. 3 . Incidentally, in FIG.
- wire 5 a and the wire 5 b are shown by dotted lines, respectively.
- a plane are of the die pad 10 is larger than a plane area of the reverse side 3 b of the semiconductor chip 3 , as explained using FIG. 1 to FIG. 5 . Then, as shown in FIG. 4 , the undersurface 10 b of the die pad 10 whose plane area is larger than a plane area of the semiconductor chip 3 is exposed from the sealed body 7 .
- a plane area of the die pad 10 becomes larger, exfoliation of the sealed body 7 for sealing the semiconductor chip 3 and the die pad 10 becomes easy to occur, and the deterioration in the reliability of the semiconductor device 1 becomes a problem.
- a coefficient of linear expansion differs between the semiconductor chip 3 and the die pad 10 , they become easy to produce exfoliation in an adhesion interface of the semiconductor chip 3 and the die pad 10 by being impressed with a temperature cycle.
- a stress resulting from a temperature cycle load occurs, and the exfoliation occurs by the stress. Since the stress resulting from this temperature cycle load becomes large in proportion to the plane area of the die pad 10 , as the plane area of the die pad 10 becomes larger, the exfoliation becomes easy to occur.
- the inventors of this application inventor examined a technology of preventing or inhibiting the development of exfoliation.
- a configuration of inhibiting the development of exfoliation by making surface roughness of the upper surface 10 a of the die pad 10 coarser than the surface roughness of the undersurface 10 b and thereby widening an adhesion area of the die pad 10 and the sealed body 7 was examined.
- the semiconductor device of a structure where holes (hollow parts) 11 shown in FIG. 6 were not provided was examined with the surface roughness of the upper surface 10 a of the die pad 10 made coarser, as shown in FIG. 7 .
- a method for depositing a plating metal surface whose surface is roughened intentionally i.e., a so-called roughening plating method is used when forming a plating film, e.g., a nickel film.
- a plating metal surface whose surface is roughened can be deposited intentionally by lowering a current density, a supply rate of a plating liquid (metal ion), etc. at the time of electroplating.
- the explanation will be given using a ratio (Sr) of the surface area of the roughened surface to a unit area of a flat surface as an index indicating a degree of surface roughness.
- a semiconductor device H 1 (refer to FIG. 7 ) of a structure where the multiple holes (hollow part) 11 shown in FIG. 6 are not provided
- the exfoliation develops to the wire bonding area (bonding area 12 shown in FIG. 7 ) of the die pad 10 . That is, as shown in FIG. 7 , it has been found that the development of exfoliation cannot fully be inhibited only by making the surface roughness of the upper surface 10 a of the die pad 10 coarser than the surface roughness of the undersurface 10 b.
- the inventors of this application provide a hollow part arrangement area 13 (area to which hatching is given to identify it in FIG. 8 ) in which the multiple holes 11 are formed between the bonding area (wire bonding area) 12 in which the wire 5 b is bonded to the die pad 10 and the chip mounting area 10 d over which the semiconductor chip 3 is mounted, in addition to making the surface roughness of the upper surface 10 a of the die pad 10 coarser than that of the undersurface 10 b as shown in FIG. 7 . That is, the upper surface 10 a of the die pad 10 of this embodiment is located between the chip mounting area 10 d and the multiple leads 4 , and has the bonding area 12 to which the wire 5 b is bonded.
- the upper surface 10 a is arranged between the bonding area 12 and the chip mounting area 10 d , and has the hollow part arrangement area 13 in which the multiple holes 11 are formed. Furthermore, as shown in FIG. 6 , the surface roughness of the upper surface 10 a including the chip mounting area 10 d , the bonding area 12 , and the hollow part arrangement area 13 is coarser than the surface roughness of the undersurface 10 b.
- a gap W 1 of the adjacent holes 11 be twice or less than an opening size W 2 of the hole 11 from the viewpoint of stopping the development of exfoliation. Moreover, if the gap W 1 of the adjacent holes 11 is made equal to or less than the opening size W 2 of the hole 11 , it is especially desirable in a point that the development of exfoliation can be stopped more certainly.
- the hollow part arrangement area 13 for inhibiting the development of exfoliation between the bonding area 12 and the chip mounting area 10 d it is possible to inhibit the development of exfoliation starting from the chip mounting area 10 d side from developing to the bonding area 12 . That is, since the exfoliation is hard to be generated in the bonding area 12 in which the wire 5 b and the die pad 10 are bonded, it is possible to inhibit deterioration in the reliability of the electrical coupling, for example, due to fracture of the wire 5 b , etc.
- Moisture causing this exfoliation invades mainly from the outside of the package.
- the sealed body 7 and the die pad 10 adhere to each other, invasion of moisture can be prevented.
- the moisture that invaded into the interstice will invade into the inside along the die pad 10 , which will reduce adhesion of the die pad 10 and the sealed body 7 .
- a peripheral part of the undersurface 10 b of the die pad 10 may be in a state of being covered by excessive resin. This excessive resin is called a resin burr or a resin flash.
- the resin burr is formed in the peripheral part of the undersurface 10 b of the die pad 10 , a coupling area of the undersurface 10 b of the die pad 10 will be restricted. Moreover, in the following processes, since falling of the resin burr becomes a cause of generating functional inhibitory, a burr removal process of removing the resin burr becomes necessary. However, since this process takes a method, for example, whereby an interface of the resin burr and the die pad 10 is removed by electrolysis, for example, in an alkali chemical, etc., an interstice becomes easy to be formed between the sealed body 7 and the die pad 10 .
- the burr removal process can be omitted or a stress to the resin due to the burr removal can be alleviated, and thereby it is possible to inhibit the die pad 10 and the sealed body 7 from exfoliating from each other.
- a stepped part 14 that ranges to the undersurface 10 b of the die pad 10 is provided in the peripheral part of the undersurface 10 b .
- the die pad 10 has an undersurface (surface, stepped surface) 14 a that ranges to the side face 10 c inside the side face 10 c , and the undersurface 14 a is located at a height between the upper surface 10 a and the undersurface 10 b .
- the stepped part 14 is formed so as to surround the peripheral part of the undersurface 10 b of the die pad 10 continuously all over the whole periphery.
- a groove part 15 is provided between a central part and the stepped part of the undersurface 10 b of the die pad 10 .
- the groove part 15 is formed inside the stepped part 14 (on a central part side of the undersurface 10 b ), and is continuously formed so as to surround a periphery of the central part of the undersurface 10 b all over the whole periphery.
- the stepped part 14 provided in the peripheral part of the undersurface 10 b of the die pad 10 has a function of inhibiting the peripheral part of the die pad 10 from deforming due to a supply pressure of the resin in a process of forming the sealed body 7 .
- the groove part 15 formed inside the stepped part 14 functions as a dam part for damming up the resin that invaded toward a central part of the die pad 10 after coming over the stepped part 14 .
- a depth of the stepped part 14 is made deeper than a depth of the groove part 15 as shown in FIG. 9 .
- a distance from the undersurface 14 a of the stepped part 14 to the undersurface 10 b of the die pad 10 should be shorter than the distance from a deepest part of the groove part 15 to the undersurface 10 b of the die pad 10 in the thickness direction of the die pad 10 .
- the stepped part 14 has a function of inhibiting the peripheral part of the die pad 10 from deforming due to the supply pressure of the resin.
- the stepped part 14 inhibits a phenomenon that the supply pressure of the resin concentrates on the peripheral part of the undersurface 10 b , and pushes the peripheral part of the die pad 10 upward. Therefore, the stepped part 14 should just have such a depth as can inhibit concentration of the pressure. Since when the stepped part 14 deepens extremely, the plate thickness of the peripheral part of the die pad 10 in a plan view becomes thin, there is an apprehension that it may become a cause that deforms the peripheral part on the contrary.
- the groove part 15 functions as the dam part for damming up the resin that invaded toward the central part of the die pad 10 after coming over the stepped part 14 , as described above.
- a capacity of housing the excessive resin can be enlarged by deepening the groove part 15 . That is, by making the depth of the groove part 15 deeper than the depth of the stepped part 14 as shown in FIG. 9 , it is possible to effectively inhibit the occurrence of the resin burr. Then, by inhibiting the occurrence of the resin burr, it is possible to inhibit the invasion of moisture from the undersurface 10 b side of the die pad 10 caused by the burr removal process, and to inhibit the exfoliation of the die pad 10 and the sealed body 7 resulting from the moisture invasion.
- the upper surface 10 a of the die pad 10 is arranged between the bonding area 12 and the peripheral part (side face 10 c ) of the die pad 10 , and further has a hollow part arrangement area 16 in which the multiple holes (hollow part) 11 are formed.
- the exfoliation can be prevented from developing to the bonding area 12 . That is, by arranging the bonding area between the hollow part arrangement areas 13 , 16 and bonding the wire to the bonding area 12 , a fall of the reliability of the electrical coupling caused by fracture of the wire 5 b , etc. can be prevented more certainly.
- the semiconductor device can be also made to have a configuration where the hollow part arrangement area 16 shown in FIG. 8 and FIG. 9 is not provided.
- the semiconductor device can be configured so that neither the stepped part 14 nor the groove part 15 shown in FIG. 8 and FIG. 9 is formed and the hollow part arrangement area 16 is provided.
- the burr removal process increases a possibility that moisture may invade from the undersurface 10 b of the die pad 10 , the development of exfoliation can be stopped by providing the hollow part arrangement area 16 .
- the groove part 15 should be arranged on the peripheral part side.
- the holes 11 or the groove parts 15 are formed over the both sides of the upper surface 10 a and the undersurface 10 b of the die pad 10 like this embodiment, it is desirable to make the hollow part arrangement areas 13 , 16 on the upper surface 10 a side not overlap the groove part 15 and the stepped part 14 on the undersurface 10 b side in the thickness direction from the viewpoint of securing the strength of the die pad 10 .
- the groove part 15 should be formed at a position nearer to the side face 10 c of the die pad 10 than the hollow part arrangement areas 13 , 16 as shown in FIG. 9
- FIG. 11 is a diagram showing the assembly flow of the semiconductor device shown in FIG. 1 to FIG. 10 .
- FIG. 12 is a plan view showing an overall structure of the lead frame that is prepared in the lead frame preparation process of FIG. 11
- FIG. 13 is an enlarged plan view of a part of the multiple product formation areas shown in FIG. 12
- FIG. 14 is an enlarged sectional view of the lead frame shown in FIG. 13 .
- the lead frame 20 prepared in this process has multiple product formation areas 20 a inside an outer frame 20 b .
- 14 product formation areas 20 a are arranged in a line direction and four product formation areas 20 a are arranged in a column direction in a matrix form, and the lead frame 20 has a total of 56 product formation areas 20 a .
- the lead frame 20 is comprised of a metal, and in this embodiment, is comprised, for example, of copper (Cu) or a layered metal film obtained by forming a metal film (its illustration is omitted) comprised of nickel (Ni) on a base material comprised of copper (Cu).
- frame parts (dam parts) 20 c surrounding peripheries of the product formation areas 20 a are arranged between the product formation areas 20 a .
- the frame part 20 c is formed so as to surround the periphery of the multiple leads 4 , and is formed in one body with the outer frame 20 b shown in FIG. 12 .
- the die pad 10 that shapes a quadrangle in a plan view is formed in a central part of each product formation area 20 a .
- the multiple suspension leads 9 are coupled to each of the four corner parts of the die pad 10 , respectively, and the leads 9 are arranged so as to extend toward the corner parts of the product formation area 20 a , respectively.
- multiple leads 4 are formed between the multiple suspension leads 9 around the die pad 10 , respectively.
- the multiple leads 4 are coupled to the frame part 20 c arranged outside the multiple leads 4 with respect to the die pad 10 , respectively.
- the lead frame 20 has the frame part 20 c , the die pad 10 that is arranged inside the frame part 20 c in a plan view, the multiple suspension leads 9 that link the frame part 20 c and the die pad 10 , and the multiple leads 4 that are arranged between the die pad 10 and the frame part 20 c and are coupled to the frame part 20 c .
- the multiple leads 4 are linked through a tie bar (dam part) 21 .
- this tie bar 21 functions as the dam part for damming up leak of the resin. That is, an outline of the sealed body 7 (refer to FIG. 1 ) in a plan view is specified by the tie bar 21 surrounding the die pad 10 .
- the multiple holes (hollow parts) 11 explained using FIG. 6 to FIG. 9 are formed over the upper surface 10 a of the die pad 10 that is arranged in the central part of each product formation area 20 a .
- the bonding area (wire bonding area) 12 to which a wire is bonded in a wire bonding process to be described later is provided over the upper surface 10 a of the die pad 10 .
- the hollow part arrangement area 13 where the multiple holes 11 are formed between the chip mounting area 10 d over which the semiconductor chip is mounted and the bonding area 12 is provided.
- the surface roughness of the upper surface 10 a of the die pad 10 is made coarser than that of the undersurface 10 b .
- the upper surface 10 a of the die pad 10 further has the hollow part arrangement area 16 that is arranged between the bonding area 12 and the peripheral part (side face 10 c ) of the die pad 10 and in which the multiple holes (hollow part) 11 are formed.
- the stepped part 14 and the groove part 15 are formed over the undersurface 10 b of the die pad 10 .
- the above-mentioned lead frame 20 is manufactured, for example, by a flow shown in FIG. 1 .
- a metal plate (its illustration is omitted) serving as a base member is prepared, and outer shapes of structural members (die pad 10 , multiple leads 4 , and tie bar 21 ) in the product formation area 20 a shown in FIG. 13 are formed in the metal plate.
- the forming method is not limited in particular, it can be formed, for example, by a press working using a punch and a die, or by etching.
- the multiple holes 11 are formed over the upper surface 10 a of the die pad 10 in the hollow part formation process.
- the multiple holes 11 are formed in the hollow part arrangement area 13 between the bonding area 12 and the chip mounting area 10 d .
- the multiple holes 11 are formed also in the hollow part arrangement area 16 between the bonding area 12 and the peripheral part (side face 10 c ) of the die pad 10 .
- As a method for forming the hole 11 it can be formed, for example, by an etching method using an etching mask or by the press working.
- the stepped part 14 and the groove part 15 on the undersurface 10 b side of the die pad 10 , they can be formed by this process.
- the stepped part 14 and the groove part 15 they can be formed, for example, by an etching method using an etching mask or the press working.
- the surface roughness of the upper surface 10 a is made coarse.
- a method for making the surface roughness of the upper surface 10 a coarse a method for depositing a plated metal whose surface is roughened, i.e., a so-called roughening plating method can be used when forming the plated film, such as a nickel film.
- the roughening plating method the plated metal whose surface is roughened intentionally can be deposited by lowering a current density, a supply speed of a plating solution (metal ion), etc. at the time of electroplating.
- the die pad is subjected to electroplating with the undersurface 10 b side covered with an unillustrated mask. This makes it difficult for the metal surface whose surface is coarse to be formed on the undersurface 10 b side, and therefore the undersurface 10 b whose flatness is relatively higher than that of the upper surface 10 a can be obtained.
- a processing is performed so that a position (height) of the upper surface 10 a of the die pad 10 may become a position lower than a position (height) of the lead 4 (inner lead part 4 a ).
- the suspension leads 9 can be offset (down set) by deforming them, for example, by performing the press working using a forming mold.
- FIG. 11 shows a mode for carrying out the invention in which the offset process is performed after the surface roughening process.
- improvement in producibility is aimed at by performing a batch processing on the lead frame 20 having a large number of product formation areas 20 a as shown in FIG. 12 .
- the surface roughening process if a position of the undersurface 10 b of the die pad 10 varies, there will be an apprehension that a plated metal surface whose surface on the undersurface 10 b side is coarse may be formed in some of product formation areas 20 a .
- the offset process is performed after the surface roughening process as shown in FIG. 11 , the undersurface 10 b whose flatness is higher than that of the upper surface 10 a can be obtained.
- the surface roughening process can also be performed after performing the offset process beforehand.
- the upper surface 10 a of the die pad 10 is crushed by the press working, it can be processed with a strong pressure in the offset process.
- FIG. 15 is an enlarged plan view showing a state in which the semiconductor chip is mounted over the die pad shown in FIG. 13 through the bonding material
- FIG. 16 is an enlarged sectional views showing a state in which the semiconductor chip is mounted over the die pad shown in FIG. 14 through the bonding material.
- the semiconductor chip 3 is mounted by a so-called face-up mounting method whereby the reverse side 3 b (surface opposite to the surface 3 a over which the multiple pads PD are formed) of the semiconductor chip 3 is faced to the upper surface 10 a of the die pad 10 as shown in FIG. 16 .
- the semiconductor chip 3 is mounted in the central part of the die pad 10 so that each side of the surface 3 a may be arranged along each side of the die pad 10 .
- the semiconductor chip 3 is mounted, for example, through the die bonding material 8 that is a thermosetting resin of an epoxy system, and the die bonding material 8 is a paste material having mobility before curing (heat curing) it.
- the die bonding material 8 is applied on the die pad 10 , and subsequently the reverse side 3 b of the semiconductor chip 3 is adhered to the upper surface 10 a of the die pad 10 .
- the die bonding material 8 is cured (e.g., being subjected to a heat treatment) after the adhesion, which fixes the semiconductor chip 3 over the die pad 10 through the die bonding material 8 as shown in FIG. 16 .
- the semiconductor chip 3 is mounted with the whole of the upper surface 10 a including the chip mounting area 10 d roughened. For this reason, since an area of the adhesion interface of the die bonding material 8 and the die pad 10 increases, the exfoliation of the die bonding material 8 can be inhibited. Therefore, from the viewpoint of stopping the development of exfoliation, it does not matter whether the surface of the chip mounting area 10 d is roughened. However, it is desirable from the viewpoint of inhibiting the exfoliation of the die bonding material 8 and the die pad 10 that the surface roughness of the chip mounting area 10 d should be made coarser than that of the undersurface 10 b.
- FIG. 11 is an enlarged plan view showing a state in which the semiconductor chip shown in FIG. 15 is electrically coupled with the multiple leads and the die pad through wires
- FIG. 18 is an enlarged sectional view showing a state in which the semiconductor chip shown in FIG. 16 is electrically coupled with the multiple leads through the wires.
- the lead frame 20 such that the semiconductor chip 3 is mounted over the die pad 10 of each product formation area 20 a is placed over a heat stage (susceptor) 30 .
- the multiple pads PD of the semiconductor chip 3 and the multiple leads 4 are electrically coupled through the multiple wires 5 a .
- a part of each of the multiple pads PD and the bonding area 12 of the die pad 10 are electrically coupled through the wire 5 b .
- the wire 5 is comprised of a metal, and in this embodiment, is comprised, for example, of gold (Au).
- the wires 5 are bonded by a so-called nail head bonding method whereby the wire 5 is supplied, for example, through a capillary 31 shown in FIG. 18 and the wire 5 is bonded using an ultrasonic wave and thermocompression.
- the pad PD, the lead 4 , and the wire bonding area of the die pad 10 that are objects to be bonded are bonded in a state in which each of them is heated.
- a heat source for supplying heat to the pad PD, the leads 4 , and the die pad 10 is a heater 32 built in the heat stage 30 , for example.
- the bonding strength of the wire 5 and the object to be bonded can be improved by heating the wire bonding areas of the pad PD, the lead 4 , and the die pad 10 that are members to be bonded.
- surface roughness of the bonding area 12 provided over the upper surface 10 a of the die pad 10 is coarser than that of the undersurface 10 b . Therefore, since a bonding area at the time of bonding the wire 5 and the bonding area 12 increases, the bonding strength can further be improved.
- FIG. 19 is an enlarged plan view showing a state in which the sealed body is formed in the product formation area of the lead frame shown in FIG. 17
- FIG. 20 is an enlarged sectional view showing a state in which the sealed body is formed in the product formation area of the lead frame shown in FIG. 18
- FIG. 21 is an explanatory diagram schematically showing a flow of the resin for sealing in a cross section in which a part of FIG. 20 is enlarged.
- a forming mold 35 that is comprised of an upper mold 36 having a mold surface (first mold surface) 36 a , and a cavity (concave part) 36 b formed on this mold surface 36 a and a lower mold 37 having a mold surface (second mold surface) 37 a facing the mold surface 36 a of the upper mold 36 and a cavity (concave part) 37 b formed on this mold surface 37 a is prepared as shown in FIG. 20 .
- the lead frame 20 that is subjected to the wire-bonding process is arranged inside the forming mold 35 (between the upper mold 36 and the lower mold 37 ) so that the semiconductor chip 3 and the die pad 10 may be located in the cavity 36 b of the upper mold 36 and the cavity 37 b of the lower mold 37 .
- the undersurface 10 b is abutted to a bottom of the cavity 37 b of the lower mold 37 .
- the lead frame 20 is clamped with the upper mold 36 and the lower mold 37 .
- parts of the multiple leads 4 (at least parts that overlap the tie bar 21 shown in FIG. 19 ) formed in the lead frame 20 are clamped.
- one part of the lead 4 (inner lead part 4 a ) is arranged in the cavities 36 b , 37 b , and the other part (outer lead part 4 b ) of the lead 4 is clamped by the forming mold 35 outside the cavities 36 b , 37 b .
- the cavity 37 b is formed with its depth (a length from the height of the mold surface 37 a to the height of the bottom of the cavity 37 b ) being in accordance with an amount of offset of the die pad 10 (so that the amount of offset and the depth of the cavity 37 b may become equal). For this reason, when the lead frame 20 is clamped with the upper mold 36 and the lower mold 37 , the undersurface 10 b of the die pad 10 is brought into adhesion with the bottom of the cavity 37 b of the lower mold 37 .
- a resin e.g., a resin softened by heating
- a resin 7 p (refer to FIG. 21 ) is supplied into a space formed by overlapping the cavity 36 b of the upper mold 36 and the cavity 37 b of the lower mold 37 , and the semiconductor chip 3 , the multiple wires 5 , the part of each of the multiple leads 4 (inner lead part 4 a ), and the upper surface 10 a of the die pad 10 are sealed with this resin 7 p for sealing.
- the sealed body 7 is formed by heat curing the supplied resin 7 p .
- Such a sealing method is called a transfer mold method.
- the resin is supplied (injected) into the insides of the cavities 36 b , 37 b from a supply part (gate part), and residual gas and excessive resin 7 p (refer to FIG. 21 ) in the cavities 36 b , 37 b are discharged from a discharge part (vent part).
- Classifying the transfer mold method by a position of the supply part to the cavities 36 b , 37 b it can be divided roughly into a top gate method where the supply part is arranged in an upper part of the cavity 36 b , and a side gate method where the supply part is arranged on the side face side of the cavities 36 b , 37 b .
- the side gate method that is advantageous in the viewpoint of miniaturization of the forming mold or ease of maintenance of the forming mold is applied.
- the sealed body 7 is formed so that the undersurface 10 b of the die pad 10 may be exposed, but as described above, when exposing the die pad 10 , the excessive resin 7 p (refer to FIG. 21 ) turns its direction to the undersurface 10 b side of the die pad 10 , and the resin burr is easily formed. Then, if the resin burr occurs, a need for adding the resin burr removal process will arise, and an interstice will become easy to be formed between the sealed body 7 and the undersurface 10 b of the die pad 10 . For this reason, moisture invades easily from an interstice between the sealed body 7 and the die pad 10 . That is, invasion of moisture from the outside of the package can be inhibited by inhibiting the occurrence of the resin burr.
- this embodiment is configured so that the stepped part 14 that ranges to the undersurface 10 b is provided over the peripheral part of the undersurface 10 b of the die pad 10 as shown in FIG. 21 .
- the die pad 10 has the undersurface (surface, stepped surface) 14 a that ranges to the side face 10 c inside the side face 10 c , and the undersurface 14 a is located at the height between the upper surface 10 a and the undersurface 10 b .
- the stepped part 14 is formed continuously so as to surround the peripheral part of the undersurface 10 b of the die pad 10 all over the whole periphery.
- the groove part 15 is provided between the central part and the stepped part of the undersurface 10 b of the die pad 10 .
- the groove part 15 is formed inside the stepped part 14 (on the central part side of the undersurface 10 b ), and is continuously formed so as to surround the periphery of the central part of the undersurface 10 b all over the whole periphery.
- a supply pressure of the resin 7 p concentrates on a lower end part (boundary with the undersurface 10 b ) of the side face 10 c , and acts as a power of lifting the peripheral part of the die pad upward.
- the stepped part 14 is provided as in this embodiment, since the supply pressure of the resin 7 p can be dispersed to the surroundings, it will become possible to inhibit the deformation of the die pad 10 due to the supply pressure of the resin 7 p.
- the semiconductor device is configured to have the groove part 15 provided between the central part and the stepped part 14 of the undersurface 10 b of the die pad 10 .
- the groove part 15 formed inside the stepped part 14 functions as the dam part for damming up the resin that invaded toward the central part of the die pad 10 after coming over the stepped part 14 . Therefore, even if some of the resin 7 p comes over the stepped part 14 , since the resin 7 p will be embedded in the groove part 15 , invasion of the resin 7 p will be dammed up by the groove part 15 .
- the sealed body 7 shown in FIG. 19 and FIG. 20 is obtained by curing the resin 7 p supplied into the cavities 36 b , 37 b .
- a thermosetting resin for example, an epoxy system resin, etc.
- it can be hardened by giving a heat treatment.
- FIG. 22 is an enlarged sectional view showing a state in which a metal film (outer plating film, solder film) is formed over the exposed surfaces of the multiple leads and the die pad that are exposed from the sealed body shown in FIG. 20 .
- the lead frame 20 that is a workpiece to be plated is placed in a plating tub (its illustration is omitted) containing the plating solution (its illustration is omitted), and the metal film SD is formed, for example, by an electrolytic plating method.
- the metal film SD is formed so as to cover the exposed part of the die pad 10 in addition to the exposed part of the lead 4 .
- the metal film SD is formed also in the frame part 20 c.
- FIG. 23 is an enlarged plan view showing a state in which the multiple leads over which the metal film was formed in the outer plating process shown in FIG. 11 are formed by being cut from the frame part of the lead frame. Incidentally, since a sectional view to FIG. 23 is the same as that of FIG. 4 , its illustration is omitted.
- tie bar 21 that links the multiple leads 4 is cut between the adjacent leads after a sealed body process and before the outer plating process (tie bar cutting process).
- this tie bar cutting process can also be performed after the outer plating process, cutting the tie bar 21 before the outer plating process forms the metal film SD also over a cutting plane. Therefore, it is desirable to cut the tie bar 21 before the outer plating process from the viewpoint of improving the wettability of solder at the time of mounting the semiconductor device 1 shown in FIG. 1 .
- the lead 4 is cut by pressing with a die (support member; its illustration is omitted) placed on one plane side (e.g., the undersurface) of the lead frame 20 and a punch (cutting blade; its illustration is omitted) placed on the other plane side (e.g., the upper surface), respectively.
- a die support member; its illustration is omitted
- a punch cutting blade; its illustration is omitted
- An end part of the lead 4 thus cut by the press working has a substantially flat cutting plane and the base material of the lead 4 is exposed from the metal film SD in the cutting plane.
- the multiple leads 4 as cut are formed by being subjected to the bending (bending process).
- the outer lead part 4 b is formed into the shape of a gull wing as shown in FIG. 4 .
- a process of further cutting a tip of the lead 4 (outer lead part 4 b ) to adjust the length of the lead 4 may be performed.
- FIG. 24 is an enlarged plan view showing a state in which the suspension leads of the lead frame shown in FIG. 23 are cut and separated from the frame part (dam part).
- a dicing-into-pieces method is not limited in particular, a method for cutting it by press working using an unillustrated cutting mold can be applied like the above-mentioned lead cutting process. After this process, required inspections and test, such as a visual inspection and an electric test, are performed and accepted products serve as the semiconductor devices 1 that are finished products shown in FIG. 1 to FIG. 10 . Then, the semiconductor device 1 is shipped or installed over an unillustrated mounted substrate.
- the semiconductor package that was explained by taking the QFP type semiconductor device as an example of the semiconductor package such that the undersurface 10 b of the die pad 10 was exposed and was applied is not limited to be of the QFP type.
- the semiconductor package can be applied to a semiconductor device 40 of a QFN (Quad Flat Non-leaded package) type such that a part of each of the multiple leads 4 is exposed over the undersurface of the sealed body 7 as shown in FIG. 25 .
- FIG. 25 is a sectional view showing a semiconductor device that is a modification to FIG. 4 .
- FIG. 26 is an enlarged sectional view of a part of the semiconductor device shown in FIG. 25 , and serves as a modification to FIG. 9 .
- the QFN-type semiconductor device 40 shown in FIG. 25 and FIG. 26 differs from the semiconductor device 1 shown in FIG. 4 in points that a position of the die pad 10 is not offset, but is arranged at the same position as the lead 4 and the multiple leads 4 are exposed from the underside 7 b of the sealed body 7 .
- Other points are the same as those of the semiconductor device 1 explained in the above-mentioned embodiment. Therefore, as shown in FIG. 26 , application of respective configurations of the die pad 10 explained in the above-mentioned embodiment makes it possible to attain respective effects explained with the semiconductor device 1 .
- the mode for carrying out the invention in which the multiple holes are formed in each of the hollow part arrangement areas 13 , 16 of the upper surface 10 a of the die pad 10 respectively.
- grooves (hollow parts) 17 can be formed in the hollow part arrangement areas 13 , 16 like a semiconductor device 41 shown in FIG. 27 , respectively. It is more desirable to form the groove 17 from the viewpoint of stopping certainly the development of exfoliation of the sealed body 7 (refer to FIG. 9 ) and the die pad 10 .
- FIG. 28 and FIG. 29 are enlarged sectional views showing other modifications to FIG. 9 .
- a semiconductor device 42 shown in FIG. 28 differs from the semiconductor device 1 shown in FIG. 9 in a point that the stepped part 14 and the groove part 15 shown in FIG. 9 are not formed.
- the semiconductor device 1 since the stepped part 14 and the groove part 15 are not provided, a resin burr 7 z is easy to be formed so as to cover the peripheral part of the undersurface 10 b of the die pad 10 . For this reason, the need for adding the resin burr removal process arises, and therefore there is conceivable a case where moisture invades from the interstice between the sealed body 7 and the die pad 10 .
- the hollow part arrangement area 16 is provided, a development of the exfoliation of the die pad 10 and the sealed body 7 can be delayed in the hollow part arrangement area 16 .
- a semiconductor device 43 shown in FIG. 29 differs from the semiconductor device 1 shown in FIG. 9 in a point that the hollow part arrangement area 16 shown in FIG. 9 is not provided.
- the plane area of the die pad 10 can be made small by not providing the hollow part arrangement area 16 shown in FIG. 9 .
- the semiconductor device 43 can be better miniaturized than the semiconductor device 1 shown in FIG. 9 .
- the hollow part arrangement area 16 shown in FIG. 9 is not provided, for example, when the sealed body 7 and the die pad 10 exfoliate over the side face 10 c of the die pad 10 , there will be an apprehension that the exfoliation will develop to the bonding part of the wire 5 b .
- the exfoliation of the die pad 10 from the side face 10 c side occurs originating in invasion of moisture in many cases, and by inhibiting the occurrence of the resin burr 7 z (refer to FIG. 28 ), the burr removal process can be omitted or a stress to the resin by removal of the burr can be alleviated, and occurrence of the exfoliation can be inhibited considerably.
- the metal film SD comprised of, for example, solder (outer plating film)
- the following modifications are applicable. That is, as a technology of improving the wettability of solder over a terminal surface of the semiconductor device, there is a method whereby a metal film is formed over the surface of the lead frame beforehand, i.e., a so-called previous plating method, in addition to the post plating method described above.
- a so-called previous plating method in addition to the post plating method described above.
- the technology explained in the embodiment is applicable also in the case of this previous plating method.
- a surface metal film formation process of forming the surface metal film for improving the wettability of solder all over the exposed surface of the lead frame is added, for example, between a hollow part formation process and the surface roughening process.
- a surface metal film comprised, for example, of nickel (Ni), palladium (Pd), and gold (Au) is formed by a plating method.
- the outer plating process shown in FIG. 11 can be omitted. For this reason, in the case of the semiconductor device to which the previous plating method is applied, the metal film SD comprised of solder as shown in FIG. 9 is not formed.
- a surface metal film comprised, for example, of nickel (Ni), palladium (Pd), and gold (Au) is formed all over the surfaces (upper surface and undersurface) of the die pad 10 and the lead 4 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Geometry (AREA)
- Manufacturing & Machinery (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Wire Bonding (AREA)
Abstract
A method for manufacturing a semiconductor device includes preparing a lead frame that includes a die pad including a first plane and a second plane located on an opposite side of the first plane, and a plurality of leads arranged next to the die pad, mounting a semiconductor chip including a surface, a plurality of electrodes formed over the surface, and a reverse side located on an opposite side of the surface over a chip mounting area of the first plane of the die pad, electrically coupling parts of the electrodes of the semiconductor chip and the leads through a plurality of first wires and electrically coupling other parts of the electrodes and the die pad through a second wire after the mounting the semiconductor chip, and after the electrically coupling, sealing the semiconductor chip, the first wires, and the second wire with a resin.
Description
- The present application is a Continuation application of U.S. patent application Ser. No. 14/997,509, filed on Jan. 16, 2016, which is a Continuation application of U.S. patent application Ser. No. 14/659,444, filed on Mar. 16, 2015, now U.S. Pat. No. 9,293,396 B2, issued on Mar. 22, 2016, which is a Divisional application of U.S. patent application Ser. No. 13/898,410, filed on May 20, 2013, now U.S. Pat. No. 9,018,745 B2, issued on Apr. 28, 2015, which is based on Japanese Patent Application No. 2012-144092, filed on Jun. 27, 2012, the entire contents of which are incorporated herein by reference.
- The present invention relates to a semiconductor device and its manufacturing technology, for example, to a technology that is effective when being applied to a semiconductor device whose semiconductor chip is mounted on a die pad.
- Japanese Unexamined Patent Publication No. 2001-85591 and Japanese Unexamined Patent Publication No. 2001-77275 describe forming long and slender grooves over an upper surface and an undersurface of a die pad part (chip pad) over which a semiconductor chip is mounted.
- As a package mode of a semiconductor device, there is a so-called tab exposure type semiconductor device in which a die pad (tab) over which a semiconductor chip is mounted is exposed from a sealed body. Since the tab exposure type semiconductor device can enlarge an area of a heat radiation path to the outside of the semiconductor device, it can improve heat dissipation. Moreover, a die pad can be used as a terminal by electrically coupling the die pad and the semiconductor chip.
- In the semiconductor device like this, a plane area of the die pad becomes larger than a plane area of the semiconductor chip. However, as the plane area of the die pad becomes larger, exfoliation of the sealed body for sealing the semiconductor chip and the die pad becomes easy to occur, and deterioration in the reliability of the semiconductor device poses a problem.
- Other problems and new features will become clear from description and accompanying drawing of this description.
- Explaining briefly an outline of what is representative that is disclosed in this application, it will be as follows.
- That is, a method for manufacturing a semiconductor device that is one embodiment has a bonding process of mounting the semiconductor chip over a first plane of the die pad having the first plane whose area is larger than that of a reverse side of the semiconductor chip. Moreover, it has a sealed body formation process of sealing the semiconductor chip so that a second plane opposite to the first plane of the die pad may be exposed after the bonding process. Here, the first plane of the die pad has a hollow part arrangement area that is arranged around an area over which the semiconductor chip is mounted and in which a groove or multiple holes are formed. Moreover, surface roughness of the first plane is made coarser than surface roughness of the second plane.
- Explaining briefly an effect attained by a representative embodiment disclosed in this application, it will be as follows.
- That is, according to the representative embodiment disclosed in this application, reliability of the semiconductor device can be improved.
-
FIG. 1 is a top view of a semiconductor device that is one embodiment; -
FIG. 2 is a bottom view of the semiconductor device shown inFIG. 1 ; -
FIG. 3 is a perspective plan view showing an internal structure of the semiconductor device in a state in which a sealed body shown inFIG. 1 is removed; -
FIG. 4 is a sectional view taken along an A-A line ofFIG. 1 ; -
FIG. 5 is a sectional view taken along a B-B line of FIG. 1; -
FIG. 6 is a diagram schematically showing a surface state of a die pad shown inFIG. 4 ; -
FIG. 7 is a diagram schematically showing a surface state of a die pad of a semiconductor device different from that ofFIG. 6 ; -
FIG. 8 is an enlarged plan view of a part C ofFIG. 3 ; -
FIG. 9 is an enlarged sectional view taken along an A-A line ofFIG. 8 ; -
FIG. 10 is a perspective plan view showing an undersurface side of the semiconductor device shown inFIG. 3 ; -
FIG. 11 is an explanatory diagram showing an assembly flow of the semiconductor device shown inFIG. 1 toFIG. 10 ; -
FIG. 12 is a plan view showing an overall structure of a lead frame prepared in a lead frame preparation process ofFIG. 11 ; -
FIG. 13 is an enlarged plan view of a part of multiple product formation areas shown inFIG. 12 ; -
FIG. 14 is an enlarged sectional view of the lead frame shown inFIG. 13 ; -
FIG. 15 is an enlarged plan view showing a state in which a semiconductor chip is mounted over the die pad shown inFIG. 13 though a bonding material; -
FIG. 16 is an enlarged sectional view showing a state in which a semiconductor chip is mounted over the die pad shown inFIG. 14 though the bonding material; -
FIG. 17 is an enlarged plan view showing a state in which the semiconductor chip shown inFIG. 15 , multiple leads, and the die pad are electrically coupled through wires; -
FIG. 18 is an enlarged sectional view showing a state in which the semiconductor chip shown inFIG. 16 and the multiple leads are electrically coupled through the wires; -
FIG. 19 is an enlarged plan view showing a state in which the sealed body is formed in a product formation area of the lead frame shown inFIG. 17 ; -
FIG. 20 is an enlarged sectional view showing a state in which the sealed body is formed in a product formation area of the lead frame shown inFIG. 18 ; -
FIG. 21 is an explanatory diagram schematically showing a flow of a resin for sealing in a cross section in which a part ofFIG. 20 is enlarged; -
FIG. 22 is an enlarged sectional view showing a state in which a metal film (outer plating film, solder film) is formed over an exposed surface of the multiple leads and the die pad that are exposed from the sealed body shown inFIG. 20 ; -
FIG. 23 is an enlarged plan view showing a state in which the multiple leads over which metal films are formed in an outer plating process shown inFIG. 11 are cut from a frame part of the lead frame, and are formed into shapes; -
FIG. 24 is an enlarged plan view showing a state in which suspension leads of the lead frame shown inFIG. 23 are cut and separated from the frame part (dam part); -
FIG. 25 is a sectional view showing a semiconductor device that is a modification ofFIG. 4 ; -
FIG. 26 is an enlarged sectional view of a part of the semiconductor device shown inFIG. 25 ; -
FIG. 27 is an enlarged plan view showing a semiconductor device that is a modification ofFIG. 8 ; -
FIG. 28 is an enlarged sectional view showing a semiconductor device that is an other modification ofFIG. 9 ; and -
FIG. 29 is an enlarged sectional view showing a semiconductor device that is an other modification ofFIG. 9 . - (Explanation of Description Style, Fundamental Terms, Usage in this Application)
- Although the description of the embodiment is described being divided into multiple sections, etc. for convenience as needed in this application, these are not mutually independent and individual except for a case where it is clearly indicated that it is not so in particular: each one is each portion of a single example; or each one is a partial detail of an other example; each one is a modification of a part or the whole of the other example, etc. Moreover, a repeated explanation of the same portion is omitted in principle. Moreover, each component in the embodiment is not indispensable except for the case where it is clearly indicated that it is not dispensable in particular, the case where it (or they) is limited to the number theoretically, and the case where it is clearly not so from its context.
- Similarly, in the description of the embodiment, etc., even when “X comprised of A”, etc. is said about a material, a composition, etc., it is not intended to exclude X that includes a constituent other than A except for the case where it is clearly indicated that X should not include any constituent other than A and the case where it is clearly not so from its context. For example, speaking of a component, it means “X containing A as a principal component,” etc. For example, when speaking of a “silicon member,” etc., it is not limited to pure silicon, but it goes without saying that it includes a SiGe (silicon germanium) alloy, in addition to this, a multi-component alloy whose principal component is silicon, and a member containing an other ingredient, etc. Moreover, when speaking of gold plating, a Cu layer, nickel plating, etc., they shall not be necessarily limited to pure materials, but they shall include members that contain gold, Cu, nickel, etc. as their principal components, respectively, except for a case where it is especially clearly indicated that it is not so.
- Furthermore, when referring to a specific numerical value or quantity, the numerical value may be a numerical value exceeding the specific numerical value and may be a numerical value less than the specific numerical value, except for the case where it is clearly indicated that the numerical value or quantity is limited to such values in particular, the case where it is limited to that number theoretically, and the case where it is clearly not so from its context.
- Moreover, in each diagram of the embodiment, an identical or similar part is represented by an identical or analogous symbol or reference numeral, and its explanation is not repeated in principle.
- Moreover, in the accompanying drawings, there is the case where hatching, etc. is omitted even when the drawing is a cross section, when the drawing with the hatching becomes complicated on the contrary or when an area can be clearly distinguished from a void. In connection with this case, there is a case where a contour line in the background is omitted when it is clear from an explanation, etc. even in the case of a closed hole in a plan view. Furthermore, not in the case of a cross section, the hatching or a dot pattern may be given in the drawing in order to clearly indicate that it is not a void or to clearly indicate a boundary of areas.
- Although the technology explained in the following embodiment is applicable to semiconductor devices of various package types manufactured using lead frames, in this embodiment, a mode for carrying out the invention in which it is applied to a QFP (Quad Flat Package) type semiconductor device such that multiple leads serving as external terminals are exposed from a side face of a sealed body will be explained as one example.
FIG. 1 in a top view of a semiconductor device of this embodiment, andFIG. 2 is a bottom view of the semiconductor device shown inFIG. 1 . - Moreover,
FIG. 3 is a perspective plan view showing an internal structure of the semiconductor device with the sealed body shown inFIG. 1 removed. Moreover,FIG. 4 is a sectional view taken along an A-A line ofFIG. 1 , andFIG. 5 is a sectional view taken along a B-B line ofFIG. 1 . - First, an outline of a configuration of a
semiconductor device 1 of this embodiment will be explained usingFIG. 1 toFIG. 5 . Thesemiconductor device 1 of this embodiment has a die pad (chip mounting part, tab) 10 (refer toFIG. 3 toFIG. 5 ) and a semiconductor chip 3 (refer toFIG. 3 toFIG. 5 ) mounted over thedie pad 10 through a die bonding material (adhesive) 8 (refer toFIG. 3 toFIG. 5 ). Moreover, thesemiconductor device 1 has multiple leads (terminals, external terminals) 4 arranged next to (in the periphery of) the semiconductor chip 3 (die pad 10), and multiple wires (conductive members) 5 (refer toFIG. 3 andFIG. 4 ) that electrically couple the multiple pads (electrodes, bonding pads) PD (refer toFIG. 3 andFIG. 4 ) of thesemiconductor chip 3 and themultiple leads 4, respectively. Moreover, thesemiconductor device 1 has a sealed body (resin body) 7 for sealing thesemiconductor chip 3 and themultiple wires 5. Moreover, multiple suspension leads 9 are coupled to thedie pad 10. - First, an appearance structure of the
semiconductor device 1 will be explained. A planar shape of the sealed body (resin body) 7 shown inFIG. 1 has a rectangular shape, and in this embodiment, it is a square, for example. In detail, each corner part is subjected to a chamfering processing, and thereby, this inhibits chipping of the sealedbody 7. The sealedbody 7 has anupper surface 7 a, an undersurface (reverse side, mounting surface) 7 b (refer toFIG. 2 ) opposite to thisupper surface 7 a, and side faces 7 c located between thisupper surface 7 a and theundersurface 7 b. Theside face 7 c is made to be an inclined plane, as shown inFIG. 4 . The corner part of the sealedbody 7 includes a surrounding area of a corner that is an intersection of arbitrary sides (two principal sides) that intersect among four sides (four principal sides) of the sealedbody 7. Incidentally, strictly speaking, since a part of the corner part of the sealedbody 7 is subjected to the chamfering processing as shown inFIG. 1 , the intersection of the principal sides is arranged outside the corner part of the sealedbody 7. However, since a chamfered part is small enough as compared with the length of the principal side, the explanation is given supposing that a center of the chamfered part is the corner of the sealedbody 7 in this application. That is, in this application, in an area where two arbitrary sides (two principal sides) among four sides (four principal sides) of the sealedbody 7 intersect, the chamfered part corresponds to the corner part when the area is subjected to the chamfering processing, and an intersection of the two arbitrary sides (two principal sides) corresponds to the corner part when the area is not subjected to the chamfering processing. Hereinafter, in this application, when referring to the corner part of the sealedbody 7, it is used to signify the same meaning and content as described above, especially except for the case where a purport that it is used as a different meaning and content is clearly described. - Moreover, as shown in
FIG. 1 andFIG. 2 , themultiple leads 4 are arranged along each side (each principal side) of the sealedbody 7, respectively, in thesemiconductor device 1. The multiple leads 4 are each comprised of a metal material, respectively. In this embodiment, it is comprised of copper (Cu), or a layered metal film made by forming a metal film (its illustration is omitted) comprised, for example, of nickel (Ni) over a surface of a base material comprised of copper (Cu). Moreover, in the example shown inFIG. 1 andFIG. 2 , each of themultiple leads 4 is formed so that a part thereof (outerlead part 4 b) extrudes outward from theside face 7 c of the sealedbody 7 and is formed into a shape of a gull wing outside the sealedbody 7. In other words, theouter lead parts 4 b of themultiple leads 4 each have multiple bends, respectively, and an end part of the outerlead part 4 b is arranged at a position lower than theundersurface 7 b of the sealedbody 7. Moreover, a metal film SD is formed over an exposed part (outerlead part 4 b) coming out from the sealedbody 7 of thelead 4, and covers the undersurface of the above-mentioned base material. The metal film SD is comprised of a solder film (outer plating film) formed, for example, by a plating method, and functions as a bonding material when thelead 4 is bonded to a terminal on an unillustrated mounted substrate side. - The metal film SD of this embodiment is comprised of a so-called lead-free solder that substantially contains no lead (Pb). For example, it is of only tin (Sn), tin-bismuth (Sn—Bi), tin-copper-silver (Sn—Cu—Ag), or the like. Here, the lead-free solder means one whose content of lead (Pb) is less than or equal to 0.1 wt %, and this content is defined as a standard of RoHS (Restriction of Hazardous Substances) Directive.
- Moreover, as shown in
FIG. 2 , anundersurface 10 b of the die pad (chip mounting part, tab) 10 is exposed from the sealedbody 7 over theundersurface 7 b of the sealedbody 7. That is, thesemiconductor device 1 is a die pad exposure type (tab exposure type) semiconductor device. - The
die pad 10 is comprised of a metal material whose thermal conductivity is higher than that of the sealedbody 7, and, in this embodiment, is comprised, for example, of cupper (Cu), or a layered metal film obtained by forming a metal film (its illustration is omitted) comprised of nickel (Ni) over the surface of a base material comprised of copper (Cu). Thus, the die pad exposure type semiconductor device can improve heat dissipation of its package as compared with the semiconductor device such that thedie pad 10 is not exposed by exposing a metal member, for example, of copper (Cu), etc. (die pad 10) whose thermal conductivity is higher than that of the sealedbody 7. Moreover, when mounting thesemiconductor device 1 over an unillustrated mounted substrate, if theundersurface 10 b of thedie pad 10 is coupled with a terminal of the mounted substrate, for example, through a solder material (bonding material), heat generated in the semiconductor device can be discharged to the mounted substrate side further efficiently. - Moreover, as shown in
FIG. 3 andFIG. 4 , in this embodiment, thesemiconductor chip 3 and thedie pad 10 are electrically coupled, and thedie pad 10 is used as an external terminal. Thus, by exposing theundersurface 10 b of thedie pad 10 and electrically coupling it with an unillustrated mounted substrate, a terminal arrangement space of thesemiconductor device 1 can be effectively utilized. Moreover, thedie pad 10 is supplied, for example, with a reference potential (e.g., earth potential). From the viewpoint of improving an electrical characteristic of thesemiconductor device 1, it is desirable that a terminal for supplying the reference potential should have an enlarged area in a transmission path. That is, as shown inFIG. 3 orFIG. 4 , the area of the transmission path can be enlarged by using thedie pad 10 as an external terminal that is supplied with the reference potential and thereby the electrical characteristic of thesemiconductor device 1 can be improved. - Moreover, in the example shown in
FIG. 2 , the metal film SD that functions as the bonding material at the time of mounting is formed over theundersurface 10 b of thedie pad 10, and covers the undersurface of the base material. The metal film SD is the solder film formed, for example, by a plating method as described above. Thus, it is possible to make thedie pad 10 easy to couple with a terminal of an unillustrated mounted substrate by forming the metal film SD over an exposed surface of thedie pad 10 in this way. - Next, an internal structure of the
semiconductor device 1 will be explained. As shown inFIG. 3 , an upper surface (chip mounting surface) 10 a of thedie pad 10 has a planar shape of quadrangle (quadrilateral). In this embodiment, it is a square, for example. Moreover, in this embodiment, an external size (plane size) of thedie pad 10 is larger than an external size (plane size of areverse side 3 b shown inFIG. 4 ) of thesemiconductor chip 3. It is possible to improve the heat dissipation by mounting thesemiconductor chip 3 over thedie pad 10 that has a larger area than its external size in this way and exposing theundersurface 10 b of thedie pad 10 from the sealedbody 7 as shown inFIG. 2 . Other detailed structures of thedie pad 10 will be described later. - Moreover, as shown in
FIG. 3 , themultiple leads 4 are arranged around the die pad 10 (in the periphery of the semiconductor chip 3). As shown inFIG. 4 , each of themultiple leads 4 has an innerlead part 4 a that is sealed by the sealedbody 7 and the outerlead part 4 b that is exposed from the sealedbody 7. Moreover, the metal film SD is formed over surfaces (upper surface, undersurface, and side faces) of the outerlead part 4 b. Moreover, the innerlead part 4 a includes a wire bonding area to which thewire 5 is bonded. - Moreover, as shown in
FIG. 3 , multiple suspension leads 9 are coupled (linked) to thedie pad 10. One end part of each of the multiple suspension leads 9 is coupled to a corner part (corner) of thedie pad 10 forming a quadrangle in a plan view, respectively. Moreover, the other end part of each of the multiple suspension leads extends toward the corner part of the sealedbody 7 and is exposed form the sealedbody 7 in the corner part, respectively. - Incidentally, as shown in
FIG. 4 , thedie pad 10 is arranged at a height different from that of the innerlead part 4 a (offset arrangement). In detail, thedie pad 10 is arranged in a position lower than that of the innerlead part 4 a (down set arrangement). In a package in which thelead 4 is formed into the shape of a gull wing as in this embodiment, it is desirable that thelead 4 is derived from a position that is a middle of theupper surface 7 a and theundersurface 7 b in theside face 7 c of the sealedbody 7. This is because the innerlead part 4 a is firmly fixed by the sealedbody 7. On the other hand, in order to expose thedie pad 10 from the sealedbody 7, it is necessary to arrange it at a height different from that of the innerlead part 4 a. For this reason, in this embodiment, thedie pad 10 is offset arranged (down set arranged). - As a method for performing the out offset arrangement in this way, an
inclination part 9 a (refer toFIG. 5 ) is formed in each of the multiple suspension leads 9 that support thedie pad 10. Thereby, thedie pad 10 can be offset arranged (down set arrangement). - Moreover, as shown in
FIG. 3 , thesemiconductor chip 3 is mounted over thedie pad 10. Thesemiconductor chip 3 is mounted over achip mounting area 10 d (refer toFIG. 4 andFIG. 5 ) located in a center of thedie pad 10. As shown inFIG. 4 , thesemiconductor chip 3 is mounted over thedie pad 10 through the die bonding material (adhesive) 8 with thereverse side 3 b facing anupper surface 10 a of thedie pad 10. That is, thesemiconductor chip 3 is mounted by a method whereby an opposite surface (reverseside 3 b) of a surface (principal plane) 3 a over which the multiple pads PD are formed is made to face the chip mounting surface (upper surface 10 a), i.e., by a so-called face-up installation. This diebonding material 8 is an adhesive used in die bonding thesemiconductor chip 3, and for this, an epoxy system adhesive or a conductive adhesive that is an epoxy system thermosetting resin in which metallic particles comprised of silver (Ag), etc. are contained is used, for example. - As shown in
FIG. 3 , a planar shape of thesemiconductor chip 3 mounted over thedie pad 10 is comprised of a quadrangle. In this embodiment, it is a square, for example. Moreover, as shown inFIG. 4 , thesemiconductor chip 3 has a surface (principal plane, upper surface) 3 a, a reverse side (principal plane, undersurface) 3 b opposite to thesurface 3 a, and a side face located between thesesurface 3 a andreverse side 3 b. Then, as shown inFIG. 3 andFIG. 4 , multiple pads (bonding pads) PD are formed over thesurface 3 a of thesemiconductor chip 3, and in this embodiment, the multiple pads PD are formed along each side of thesurface 3 a. Moreover, although illustration is omitted, over the principal plane of the semiconductor chip 3 (in detail, in a semiconductor device formation area provided over the upper surface of a base material (semiconductor substrate) of a base material of the semiconductor chip 3), multiple semiconductor devices (circuit elements) are formed, and the multiple pads PD are electrically coupled with these semiconductor devices through wiring (its illustration is omitted) formed over a wiring layer arranged inside the semiconductor chip 3 (in detail, between thesurface 3 a and an unillustrated semiconductor device formation area). - The semiconductor chip 3 (in detail, the semiconductor substrate of the semiconductor chip 3) is comprised, for example, of silicon (Si). Moreover, over the
surface 3 a, an insulating layer that covers the base material of thesemiconductor chip 3 and the wiring is formed, and a surface of each of the multiple pads PD is exposed from the insulating layer in an opening formed in this insulating layer. Moreover, this pad PD is comprised of a metal, and in this embodiment, it is comprised, for example, of aluminum (Al). Incidentally, an alloy layer whose principal component is aluminum (Al) may be used for the pad PD. - Moreover, as shown in
FIG. 3 , themultiple leads 4 comprised, for example, of copper (Cu) that is the same as thedie pad 10 are arranged around the semiconductor chip 3 (in detail, in the periphery of the die pad 10). Then, the multiple pads (bonding pads) PD formed over thesurface 3 a of thesemiconductor chip 3 are electrically coupled with themultiple leads 4 through the multiple wires (conductive members) 5, respectively. Thewire 5 is comprised, for example, of gold (Au), one part of the wire 5 (e.g., one end part) is bonded to the pad PD, and the other part thereof (e.g., the other end part) is bonded to a bonding area of thelead 4. Incidentally, although illustration is omitted, it is desirable to form a plating film that is comprised, for example, of silver (Ag) or gold (Au) over a surface of the bonding area of thelead 4. A bonding strength with thewire 5 comprised of gold (Au) can be improved by forming the plating film comprised of silver (Ag) or gold (Au) over the surface of the bonding area (wire bonding area) of the lead 4 (innerlead part 4 a). - Moreover, in this embodiment, one part of the multiple pads PD are electrically coupled with a wire bonding area of the
die pad 10 through wires (conductive members) 5 b. In other words, themultiple wires 5 that are electrically coupled with the multiple pads PD of thesemiconductor chip 3 include thewires 5 a that electrically couple the multiple pads PD and themultiple leads 4, and thewire 5 b that electrically couple the pads PD and thedie pad 10. Thus, by electrically coupling the pad PD of thesemiconductor chip 3 and thedie pad 10 through thewire 5 b, thedie pad 10 can be utilized as an external terminal. For example, as described above, the reference potential (e.g., earth potential) is supplied to thedie pad 10, and the reference potential is supplied to thesemiconductor chip 3 through thedie pad 10 and thewire 5 b. - Next, a detailed structure of the
die pad 10 shown inFIG. 2 toFIG. 4 and an effect acquired by adopting the structure will be explained.FIG. 6 is an explanatory diagram schematically showing a surface state of the die pad shown inFIG. 4 , andFIG. 7 is a diagram schematically showing a surface state of the die pad of the semiconductor device different from that ofFIG. 6 . Moreover,FIG. 8 is an enlarged plan view of a part C ofFIG. 3 andFIG. 9 is an enlarged sectional view thereof taken along an A-A line ofFIG. 8 . Moreover,FIG. 10 is a perspective plan view showing the undersurface side of the semiconductor device shown inFIG. 3 . Incidentally, inFIG. 9 , in order to clearly indicate that one part of the wire 5 (wire 5 a) is coupled to thelead 4 and the other part of the wire 5 (wire 5 b) is coupled to thedie pad 10, thewire 5 a and thewire 5 b are shown by dotted lines, respectively. - In the
semiconductor device 1 of this embodiment, a plane are of thedie pad 10 is larger than a plane area of thereverse side 3 b of thesemiconductor chip 3, as explained usingFIG. 1 toFIG. 5 . Then, as shown inFIG. 4 , theundersurface 10 b of thedie pad 10 whose plane area is larger than a plane area of thesemiconductor chip 3 is exposed from the sealedbody 7. However, as a plane area of thedie pad 10 becomes larger, exfoliation of the sealedbody 7 for sealing thesemiconductor chip 3 and thedie pad 10 becomes easy to occur, and the deterioration in the reliability of thesemiconductor device 1 becomes a problem. For example, since a coefficient of linear expansion differs between thesemiconductor chip 3 and thedie pad 10, they become easy to produce exfoliation in an adhesion interface of thesemiconductor chip 3 and thedie pad 10 by being impressed with a temperature cycle. In detail, in an adhesion interface of thedie bonding material 8 that adheres and fixes thesemiconductor chip 3 and thedie pad 10, a stress resulting from a temperature cycle load occurs, and the exfoliation occurs by the stress. Since the stress resulting from this temperature cycle load becomes large in proportion to the plane area of thedie pad 10, as the plane area of thedie pad 10 becomes larger, the exfoliation becomes easy to occur. - Then, after the exfoliation occurs in an adhesion interface of the
die pad 10 and thedie bonding material 8, if the temperature cycle load is impressed further, the exfoliation will develop toward a peripheral part (side face 10 c) of the die pad 10 (along theupper surface 10 a of the die pad 10) starting from an occurrence position of the exfoliation. Moreover, although the sealedbody 7 and theupper surface 10 a of thedie pad 10 are closely adhered between thechip mounting area 10 d of thedie pad 10 and theside face 10 c, an adhesion strength of thedie pad 10 and the sealedbody 7 is comparable to or less than the adhesion strength of thedie pad 10 and thedie bonding material 8. For this reason, the above-mentioned exfoliation develops to an adhesion interface of thedie pad 10 and the sealedbody 7. - Since decrease in the adhesion of the
die pad 10 and the sealedbody 7 decreases will cause falling-off of thedie pad 10 from the sealedbody 7, etc., it is desirable to prevent or inhibit a development of exfoliation from the viewpoint of inhibiting the deterioration in the reliability of thesemiconductor device 1. In particular, in the case where thewire 5 b is bonded to a part of theupper surface 10 a of thedie pad 10 like this embodiment, the development of exfoliation to a bonding part of thewire 5 b and thedie pad 10 will cause disconnection of thewire 5 b. It is therefore desirable to prevent or inhibit the development of exfoliation from the viewpoint of improving the electric reliability of thesemiconductor device 1. - Hence, the inventors of this application inventor examined a technology of preventing or inhibiting the development of exfoliation. First, a configuration of inhibiting the development of exfoliation by making surface roughness of the
upper surface 10 a of thedie pad 10 coarser than the surface roughness of theundersurface 10 b and thereby widening an adhesion area of thedie pad 10 and the sealedbody 7 was examined. Incidentally, in this examination, in order to verify an effect of making the surface roughness of theupper surface 10 a coarser, the semiconductor device of a structure where holes (hollow parts) 11 shown inFIG. 6 were not provided was examined with the surface roughness of theupper surface 10 a of thedie pad 10 made coarser, as shown inFIG. 7 . Moreover, as the method for making the surface roughness of theupper surface 10 a coarse, a method for depositing a plating metal surface whose surface is roughened intentionally, i.e., a so-called roughening plating method is used when forming a plating film, e.g., a nickel film. With the roughening plating method, a plating metal surface whose surface is roughened can be deposited intentionally by lowering a current density, a supply rate of a plating liquid (metal ion), etc. at the time of electroplating. Moreover, the explanation will be given using a ratio (Sr) of the surface area of the roughened surface to a unit area of a flat surface as an index indicating a degree of surface roughness. Incidentally, as an index indicating the degree of the surface roughness, there is an average value (Ra) of the amount of unevenness per unit length, etc. The inventors of this application have found experimentally that when Sr=1.2, Ra becomes about 30 nm, and when Sr=1.6, Ra becomes about 80 nm. - In a semiconductor device H1 (refer to
FIG. 7 ) of a structure where the multiple holes (hollow part) 11 shown inFIG. 6 are not provided, the inventors of this application checked the surface roughness of theupper surface 10 a of thedie pad 10 with the surface roughness set to each of Sr=1.2, 1.4, and 1.6. As a result of the evaluation, it has been found that in any case, the exfoliation develops to the wire bonding area (bonding area 12 shown inFIG. 7 ) of thedie pad 10. That is, as shown inFIG. 7 , it has been found that the development of exfoliation cannot fully be inhibited only by making the surface roughness of theupper surface 10 a of thedie pad 10 coarser than the surface roughness of theundersurface 10 b. - Hence, as shown in
FIG. 8 , the inventors of this application provide a hollow part arrangement area 13 (area to which hatching is given to identify it inFIG. 8 ) in which themultiple holes 11 are formed between the bonding area (wire bonding area) 12 in which thewire 5 b is bonded to thedie pad 10 and thechip mounting area 10 d over which thesemiconductor chip 3 is mounted, in addition to making the surface roughness of theupper surface 10 a of thedie pad 10 coarser than that of theundersurface 10 b as shown inFIG. 7 . That is, theupper surface 10 a of thedie pad 10 of this embodiment is located between thechip mounting area 10 d and themultiple leads 4, and has thebonding area 12 to which thewire 5 b is bonded. Moreover, theupper surface 10 a is arranged between thebonding area 12 and thechip mounting area 10 d, and has the hollowpart arrangement area 13 in which themultiple holes 11 are formed. Furthermore, as shown inFIG. 6 , the surface roughness of theupper surface 10 a including thechip mounting area 10 d, thebonding area 12, and the hollowpart arrangement area 13 is coarser than the surface roughness of theundersurface 10 b. - As a result of evaluating an effect of preventing or inhibiting the development of exfoliation with the above-mentioned configuration, it has been found that the development of exfoliation is inhibited in the hollow
part arrangement area 13, and the exfoliation becomes difficult to reach up to thebonding area 12. That is, it has been found that the development of exfoliation can be inhibited. It has been found that, especially, with the surface roughness of theupper surface 10 a being set equal to or more than Sr=1.4, the development of exfoliation can be stopped almost certainly in the hollowpart arrangement area 13. - Incidentally, for the check, in the configuration shown in
FIG. 8 andFIG. 9 , the evaluation was performed on the semiconductor device (its illustration is omitted) that is not subjected to the roughening plating as shown inFIG. 6 on theupper surface 10 a of thedie pad 10. As a result, it has been found that in the case where the roughening plating is not performed and thereby the surface roughness of theupper surface 10 a is comparable to the surface roughness of theundersurface 10 b, the development of exfoliation cannot be fully inhibited even if the hollowpart arrangement area 13 in which themultiple holes 11 are formed is provided. That is, it has been found that the development of exfoliation can be inhibited by providing the hollowpart arrangement area 13 and by making the surface roughness of theupper surface 10 a including the hollowpart arrangement area 13 coarser than that of theundersurface 10 b. - Moreover, as shown in
FIG. 8 , in the case of forming themultiple holes 11 in the hollowpart arrangement area 13, it is desirable to make a gap W1 of theadjacent holes 11 be twice or less than an opening size W2 of thehole 11 from the viewpoint of stopping the development of exfoliation. Moreover, if the gap W1 of theadjacent holes 11 is made equal to or less than the opening size W2 of thehole 11, it is especially desirable in a point that the development of exfoliation can be stopped more certainly. - Moreover, in this embodiment, by providing the hollow
part arrangement area 13 for inhibiting the development of exfoliation between thebonding area 12 and thechip mounting area 10 d, it is possible to inhibit the development of exfoliation starting from thechip mounting area 10 d side from developing to thebonding area 12. That is, since the exfoliation is hard to be generated in thebonding area 12 in which thewire 5 b and thedie pad 10 are bonded, it is possible to inhibit deterioration in the reliability of the electrical coupling, for example, due to fracture of thewire 5 b, etc. - Incidentally, as a cause of the exfoliation of the
die pad 10 and the sealedbody 7, the mode in which the exfoliation occurred in a bonded part of thesemiconductor chip 3 and thedie pad 10 and the exfoliation developed to the peripheral part of thedie pad 10 was explained. However, in the case of the semiconductor device of a type in which theundersurface 10 b of thedie pad 10 is exposed from the sealedbody 7 like this embodiment, there is an other mode as a cause whereby thedie pad 10 and the sealedbody 7 exfoliate from each other. That is, there is a case where moisture invades from a coherent interface of the sealedbody 7 and thedie pad 10 in the exposed part (undersurface 10 b) of thedie pad 10, and this moisture makes thedie pad 10 and the sealedbody 7 exfoliate. - Moisture causing this exfoliation invades mainly from the outside of the package. In an end part of the exposed part of the
die pad 10, if the sealedbody 7 and thedie pad 10 adhere to each other, invasion of moisture can be prevented. However, if there is the interstice between thedie pad 10 and the sealedbody 7, the moisture that invaded into the interstice will invade into the inside along thedie pad 10, which will reduce adhesion of thedie pad 10 and the sealedbody 7. When forming the sealedbody 7 so that theundersurface 10 b of thedie pad 10 may be exposed, a peripheral part of theundersurface 10 b of thedie pad 10 may be in a state of being covered by excessive resin. This excessive resin is called a resin burr or a resin flash. If the resin burr is formed in the peripheral part of theundersurface 10 b of thedie pad 10, a coupling area of theundersurface 10 b of thedie pad 10 will be restricted. Moreover, in the following processes, since falling of the resin burr becomes a cause of generating functional inhibitory, a burr removal process of removing the resin burr becomes necessary. However, since this process takes a method, for example, whereby an interface of the resin burr and thedie pad 10 is removed by electrolysis, for example, in an alkali chemical, etc., an interstice becomes easy to be formed between the sealedbody 7 and thedie pad 10. That is, by inhibiting an occurrence of the resin burr, the burr removal process can be omitted or a stress to the resin due to the burr removal can be alleviated, and thereby it is possible to inhibit thedie pad 10 and the sealedbody 7 from exfoliating from each other. - Hence, the inventors of this application examined a technology of inhibiting the occurrence of the resin burr, and have found out a configuration of this embodiment. That is, as shown in
FIG. 10 , in thesemiconductor device 1, a steppedpart 14 that ranges to theundersurface 10 b of thedie pad 10 is provided in the peripheral part of theundersurface 10 b. In other words, thedie pad 10 has an undersurface (surface, stepped surface) 14 a that ranges to theside face 10 c inside theside face 10 c, and the undersurface 14 a is located at a height between theupper surface 10 a and theundersurface 10 b. As shown inFIG. 10 , the steppedpart 14 is formed so as to surround the peripheral part of theundersurface 10 b of thedie pad 10 continuously all over the whole periphery. Moreover, in thesemiconductor device 1, agroove part 15 is provided between a central part and the stepped part of theundersurface 10 b of thedie pad 10. Thegroove part 15 is formed inside the stepped part 14 (on a central part side of theundersurface 10 b), and is continuously formed so as to surround a periphery of the central part of theundersurface 10 b all over the whole periphery. - Although details will be described later, the stepped
part 14 provided in the peripheral part of theundersurface 10 b of thedie pad 10 has a function of inhibiting the peripheral part of thedie pad 10 from deforming due to a supply pressure of the resin in a process of forming the sealedbody 7. Moreover, thegroove part 15 formed inside the steppedpart 14 functions as a dam part for damming up the resin that invaded toward a central part of thedie pad 10 after coming over the steppedpart 14. - As shown in
FIG. 10 , by arranging the steppedpart 14 and thegroove part 15 side by side from the peripheral part side of theundersurface 10 b of thedie pad 10, it is possible to prevent the resin from invading into the inside of thegroove part 15 at the time of forming the sealedbody 7. That is, the occurrence of the resin burr can be inhibited. Then, a range of moisture that invades into theupper surface 10 a of thedie pad 10 from the outside of the package can be lengthened. As a result, it is possible to inhibit the invasion of moisture from theundersurface 10 b side of thedie pad 10, and to inhibit exfoliation of thedie pad 10 and the sealedbody 7 resulting from the moisture invasion. - Moreover, regarding a relationship of depths of the stepped
part 14 and the groove part 15 (length in a thickness direction of the die pad 10), it is desirable that a depth of the steppedpart 14 is made deeper than a depth of thegroove part 15 as shown inFIG. 9 . In other words, it is desirable that a distance from the undersurface 14 a of the steppedpart 14 to theundersurface 10 b of thedie pad 10 should be shorter than the distance from a deepest part of thegroove part 15 to theundersurface 10 b of thedie pad 10 in the thickness direction of thedie pad 10. As described above, the steppedpart 14 has a function of inhibiting the peripheral part of thedie pad 10 from deforming due to the supply pressure of the resin. In detail, providing the steppedpart 14 inhibits a phenomenon that the supply pressure of the resin concentrates on the peripheral part of theundersurface 10 b, and pushes the peripheral part of thedie pad 10 upward. Therefore, the steppedpart 14 should just have such a depth as can inhibit concentration of the pressure. Since when the steppedpart 14 deepens extremely, the plate thickness of the peripheral part of thedie pad 10 in a plan view becomes thin, there is an apprehension that it may become a cause that deforms the peripheral part on the contrary. On the other hand, thegroove part 15 functions as the dam part for damming up the resin that invaded toward the central part of thedie pad 10 after coming over the steppedpart 14, as described above. For this reason, a capacity of housing the excessive resin can be enlarged by deepening thegroove part 15. That is, by making the depth of thegroove part 15 deeper than the depth of the steppedpart 14 as shown inFIG. 9 , it is possible to effectively inhibit the occurrence of the resin burr. Then, by inhibiting the occurrence of the resin burr, it is possible to inhibit the invasion of moisture from theundersurface 10 b side of thedie pad 10 caused by the burr removal process, and to inhibit the exfoliation of thedie pad 10 and the sealedbody 7 resulting from the moisture invasion. - Moreover, as shown in
FIG. 8 andFIG. 9 , in this embodiment, theupper surface 10 a of thedie pad 10 is arranged between thebonding area 12 and the peripheral part (side face 10 c) of thedie pad 10, and further has a hollowpart arrangement area 16 in which the multiple holes (hollow part) 11 are formed. For this reason, even in the case where moisture invades from theundersurface 10 b side of thedie pad 10 and the exfoliation of thedie pad 10 and the sealedbody 7 occurs, the exfoliation can be prevented from developing to thebonding area 12. That is, by arranging the bonding area between the hollowpart arrangement areas bonding area 12, a fall of the reliability of the electrical coupling caused by fracture of thewire 5 b, etc. can be prevented more certainly. - However, in the case where the stepped
part 14 and thegroove part 15 are provided like this embodiment, the possibility of the invasion of moisture from the undersurface side of thedie pad 10 can be reduced considerably. Therefore, as a modification of this embodiment, the semiconductor device can be also made to have a configuration where the hollowpart arrangement area 16 shown inFIG. 8 andFIG. 9 is not provided. - Moreover, as an other modification of this embodiment, the semiconductor device can be configured so that neither the stepped
part 14 nor thegroove part 15 shown inFIG. 8 andFIG. 9 is formed and the hollowpart arrangement area 16 is provided. In this case, although addition of the burr removal process increases a possibility that moisture may invade from theundersurface 10 b of thedie pad 10, the development of exfoliation can be stopped by providing the hollowpart arrangement area 16. - Moreover, from the viewpoint of maximizing an exposed area of the
die pad 10, it is desirable that thegroove part 15 should be arranged on the peripheral part side. Moreover, in the case where theholes 11 or thegroove parts 15 are formed over the both sides of theupper surface 10 a and theundersurface 10 b of thedie pad 10 like this embodiment, it is desirable to make the hollowpart arrangement areas upper surface 10 a side not overlap thegroove part 15 and the steppedpart 14 on theundersurface 10 b side in the thickness direction from the viewpoint of securing the strength of thedie pad 10. From the viewpoint of securing the strength of thedie pad 10 and maximizing the exposed area of thedie pad 10, it is therefore desirable that thegroove part 15 should be formed at a position nearer to theside face 10 c of thedie pad 10 than the hollowpart arrangement areas FIG. 9 - Next, a manufacturing process of the
semiconductor device 1 shown inFIG. 1 toFIG. 10 will be explained. Thesemiconductor device 1 in this embodiment is manufactured according to an assembly flow shown inFIG. 11 .FIG. 11 is a diagram showing the assembly flow of the semiconductor device shown inFIG. 1 toFIG. 10 . - First, as a lead frame preparation process shown in
FIG. 11 , alead frame 20 as shown inFIG. 12 is prepared.FIG. 12 is a plan view showing an overall structure of the lead frame that is prepared in the lead frame preparation process ofFIG. 11 , andFIG. 13 is an enlarged plan view of a part of the multiple product formation areas shown inFIG. 12 . Moreover,FIG. 14 is an enlarged sectional view of the lead frame shown inFIG. 13 . - The
lead frame 20 prepared in this process has multipleproduct formation areas 20 a inside anouter frame 20 b. In the example shown inFIG. 12 , in thelead frame product formation areas 20 a are arranged in a line direction and fourproduct formation areas 20 a are arranged in a column direction in a matrix form, and thelead frame 20 has a total of 56product formation areas 20 a. Thelead frame 20 is comprised of a metal, and in this embodiment, is comprised, for example, of copper (Cu) or a layered metal film obtained by forming a metal film (its illustration is omitted) comprised of nickel (Ni) on a base material comprised of copper (Cu). - Moreover, between the
product formation areas 20 a, frame parts (dam parts) 20 c surrounding peripheries of theproduct formation areas 20 a, respectively, are arranged. As shown inFIG. 13 , theframe part 20 c is formed so as to surround the periphery of themultiple leads 4, and is formed in one body with theouter frame 20 b shown inFIG. 12 . - Moreover, as shown in
FIG. 13 , thedie pad 10 that shapes a quadrangle in a plan view is formed in a central part of eachproduct formation area 20 a. The multiple suspension leads 9 are coupled to each of the four corner parts of thedie pad 10, respectively, and theleads 9 are arranged so as to extend toward the corner parts of theproduct formation area 20 a, respectively. Moreover,multiple leads 4 are formed between the multiple suspension leads 9 around thedie pad 10, respectively. Moreover, themultiple leads 4 are coupled to theframe part 20 c arranged outside themultiple leads 4 with respect to thedie pad 10, respectively. In other words, thelead frame 20 has theframe part 20 c, thedie pad 10 that is arranged inside theframe part 20 c in a plan view, the multiple suspension leads 9 that link theframe part 20 c and thedie pad 10, and themultiple leads 4 that are arranged between thedie pad 10 and theframe part 20 c and are coupled to theframe part 20 c. Moreover, themultiple leads 4 are linked through a tie bar (dam part) 21. In a sealed body formation process to be described later, this tie bar 21 functions as the dam part for damming up leak of the resin. That is, an outline of the sealed body 7 (refer toFIG. 1 ) in a plan view is specified by thetie bar 21 surrounding thedie pad 10. - Moreover, the multiple holes (hollow parts) 11 explained using
FIG. 6 toFIG. 9 are formed over theupper surface 10 a of thedie pad 10 that is arranged in the central part of eachproduct formation area 20 a. In detail, the bonding area (wire bonding area) 12 to which a wire is bonded in a wire bonding process to be described later is provided over theupper surface 10 a of thedie pad 10. Moreover, in a semiconductor chip mounting process to be described later, the hollowpart arrangement area 13 where themultiple holes 11 are formed between thechip mounting area 10 d over which the semiconductor chip is mounted and thebonding area 12 is provided. Moreover, as explained usingFIG. 6 , the surface roughness of theupper surface 10 a of thedie pad 10 is made coarser than that of theundersurface 10 b. Moreover, in an example shown inFIG. 13 , theupper surface 10 a of thedie pad 10 further has the hollowpart arrangement area 16 that is arranged between thebonding area 12 and the peripheral part (side face 10 c) of thedie pad 10 and in which the multiple holes (hollow part) 11 are formed. Moreover, although illustration of a plan view is omitted, as shown inFIG. 14 , the steppedpart 14 and thegroove part 15 that were explained usingFIG. 10 are formed over theundersurface 10 b of thedie pad 10. - The above-mentioned
lead frame 20 is manufactured, for example, by a flow shown inFIG. 1 . First, in a patterning process, a metal plate (its illustration is omitted) serving as a base member is prepared, and outer shapes of structural members (diepad 10,multiple leads 4, and tie bar 21) in theproduct formation area 20 a shown inFIG. 13 are formed in the metal plate. Although the forming method is not limited in particular, it can be formed, for example, by a press working using a punch and a die, or by etching. - Next, the
multiple holes 11 are formed over theupper surface 10 a of thedie pad 10 in the hollow part formation process. In detail, themultiple holes 11 are formed in the hollowpart arrangement area 13 between thebonding area 12 and thechip mounting area 10 d. Moreover, themultiple holes 11 are formed also in the hollowpart arrangement area 16 between thebonding area 12 and the peripheral part (side face 10 c) of thedie pad 10. As a method for forming thehole 11, it can be formed, for example, by an etching method using an etching mask or by the press working. Moreover, as explained usingFIG. 10 , in the case of forming the steppedpart 14 and thegroove part 15 on theundersurface 10 b side of thedie pad 10, they can be formed by this process. As a formation method of the steppedpart 14 and thegroove part 15, they can be formed, for example, by an etching method using an etching mask or the press working. - Next, in a surface roughening process, the surface roughness of the
upper surface 10 a is made coarse. As a method for making the surface roughness of theupper surface 10 a coarse, a method for depositing a plated metal whose surface is roughened, i.e., a so-called roughening plating method can be used when forming the plated film, such as a nickel film. By the roughening plating method, the plated metal whose surface is roughened intentionally can be deposited by lowering a current density, a supply speed of a plating solution (metal ion), etc. at the time of electroplating. Moreover, at this time, in the case where the surface roughness of theupper surface 10 a is made coarser than that of theundersurface 10 b, the die pad is subjected to electroplating with theundersurface 10 b side covered with an unillustrated mask. This makes it difficult for the metal surface whose surface is coarse to be formed on theundersurface 10 b side, and therefore theundersurface 10 b whose flatness is relatively higher than that of theupper surface 10 a can be obtained. - Next, in an offset process, as shown in
FIG. 14 , a processing (offset processing) is performed so that a position (height) of theupper surface 10 a of thedie pad 10 may become a position lower than a position (height) of the lead 4 (innerlead part 4 a). By a method of the offset process, the suspension leads 9 (refer toFIG. 13 ) can be offset (down set) by deforming them, for example, by performing the press working using a forming mold. - Incidentally,
FIG. 11 shows a mode for carrying out the invention in which the offset process is performed after the surface roughening process. In this embodiment, improvement in producibility is aimed at by performing a batch processing on thelead frame 20 having a large number ofproduct formation areas 20 a as shown inFIG. 12 . However, in the surface roughening process, if a position of theundersurface 10 b of thedie pad 10 varies, there will be an apprehension that a plated metal surface whose surface on theundersurface 10 b side is coarse may be formed in some ofproduct formation areas 20 a. Hence, if the offset process is performed after the surface roughening process as shown inFIG. 11 , theundersurface 10 b whose flatness is higher than that of theupper surface 10 a can be obtained. - However, as a modification, the surface roughening process can also be performed after performing the offset process beforehand. In this case, since there is no apprehension that the
upper surface 10 a of thedie pad 10 is crushed by the press working, it can be processed with a strong pressure in the offset process. - Next, as the semiconductor chip mounting process shown in
FIG. 11 , thesemiconductor chip 3 is mounted over thedie pad 10 through thedie bonding material 8.FIG. 15 is an enlarged plan view showing a state in which the semiconductor chip is mounted over the die pad shown inFIG. 13 through the bonding material, andFIG. 16 is an enlarged sectional views showing a state in which the semiconductor chip is mounted over the die pad shown inFIG. 14 through the bonding material. - In this embodiment, as shown in
FIG. 16 , thesemiconductor chip 3 is mounted by a so-called face-up mounting method whereby thereverse side 3 b (surface opposite to thesurface 3 a over which the multiple pads PD are formed) of thesemiconductor chip 3 is faced to theupper surface 10 a of thedie pad 10 as shown inFIG. 16 . Moreover, as shown inFIG. 15 , thesemiconductor chip 3 is mounted in the central part of thedie pad 10 so that each side of thesurface 3 a may be arranged along each side of thedie pad 10. - In this embodiment, the
semiconductor chip 3 is mounted, for example, through thedie bonding material 8 that is a thermosetting resin of an epoxy system, and thedie bonding material 8 is a paste material having mobility before curing (heat curing) it. When using the paste material as thedie bonding material 8 like this, first, thedie bonding material 8 is applied on thedie pad 10, and subsequently thereverse side 3 b of thesemiconductor chip 3 is adhered to theupper surface 10 a of thedie pad 10. Then, thedie bonding material 8 is cured (e.g., being subjected to a heat treatment) after the adhesion, which fixes thesemiconductor chip 3 over thedie pad 10 through thedie bonding material 8 as shown inFIG. 16 . - Incidentally, although in this embodiment, the mode for carrying out the invention in which the paste material comprised of the thermosetting resin was used as the
die bonding material 8 was explained, various modifications are applicable. For example, it may be all right that an adhesive that is a tape member (film member) having adhesive layers on its both sides instead of a paste material is adhered to thereverse side 3 b of thesemiconductor chip 3 beforehand and thesemiconductor chip 3 is mounted over thedie pad 10 through the tape member. - Moreover, in this embodiment, the
semiconductor chip 3 is mounted with the whole of theupper surface 10 a including thechip mounting area 10 d roughened. For this reason, since an area of the adhesion interface of thedie bonding material 8 and thedie pad 10 increases, the exfoliation of thedie bonding material 8 can be inhibited. Therefore, from the viewpoint of stopping the development of exfoliation, it does not matter whether the surface of thechip mounting area 10 d is roughened. However, it is desirable from the viewpoint of inhibiting the exfoliation of thedie bonding material 8 and thedie pad 10 that the surface roughness of thechip mounting area 10 d should be made coarser than that of theundersurface 10 b. - Next, as a wire-bonding process shown in
FIG. 11 , the multiple pads PD of thesemiconductor chip 3 and themultiple leads 4 are electrically coupled through the multiple wires (conductive members) 5 a, respectively, as shown inFIG. 17 andFIG. 18 . Moreover, in this process, thesemiconductor chip 3 and thedie pad 10 are electrically coupled through thewire 5 b.FIG. 17 is an enlarged plan view showing a state in which the semiconductor chip shown inFIG. 15 is electrically coupled with the multiple leads and the die pad through wires, andFIG. 18 is an enlarged sectional view showing a state in which the semiconductor chip shown inFIG. 16 is electrically coupled with the multiple leads through the wires. - In this process, as shown, for example, in
FIG. 18 , thelead frame 20 such that thesemiconductor chip 3 is mounted over thedie pad 10 of eachproduct formation area 20 a is placed over a heat stage (susceptor) 30. Then, the multiple pads PD of thesemiconductor chip 3 and themultiple leads 4 are electrically coupled through themultiple wires 5 a. Moreover, in this process, a part of each of the multiple pads PD and thebonding area 12 of thedie pad 10 are electrically coupled through thewire 5 b. Thewire 5 is comprised of a metal, and in this embodiment, is comprised, for example, of gold (Au). - The
wires 5 are bonded by a so-called nail head bonding method whereby thewire 5 is supplied, for example, through a capillary 31 shown inFIG. 18 and thewire 5 is bonded using an ultrasonic wave and thermocompression. In this embodiment, in order to improve the bonding strength, the pad PD, thelead 4, and the wire bonding area of thedie pad 10 that are objects to be bonded are bonded in a state in which each of them is heated. A heat source for supplying heat to the pad PD, theleads 4, and thedie pad 10 is aheater 32 built in theheat stage 30, for example. In detail, by bringing a diepad supporting surface 30 a of theheat stage 30 and theundersurface 10 b of thedie pad 10 into adhesion, thedie pad 10 and the pad PD that thesemiconductor chip 3 has are heated from theundersurface 10 b side of thedie pad 10. Moreover, by bringing a dielead supporting surface 30 b of theheat stage 30 and the undersurface of thelead 4 into adhesion, the upper surface of the lead 4 (surface over which the wire bonding area is arranged) is heated from the undersurface side of thelead 4. Thus, the bonding strength of thewire 5 and the object to be bonded can be improved by heating the wire bonding areas of the pad PD, thelead 4, and thedie pad 10 that are members to be bonded. - Here, in the case where the
undersurface 10 b of thedie pad 10 is roughened similarly with theupper surface 10 a, since a contact area of the diepad supporting surface 30 a of theheat stage 30 and thedie pad 10 decreases, a thermal efficiency in heating thedie pad 10 falls. However, in this embodiment, as described above, since the roughening plating film is hard to be formed over theundersurface 10 b of thedie pad 10, theundersurface 10 b has become a plane flatter than theupper surface 10 a. Therefore, this embodiment can inhibit a fall of the heating efficiency due to a decrease of the contact area of the diepad supporting surface 30 a of theheat stage 30 and thedie pad 10. - Moreover, in this embodiment, surface roughness of the
bonding area 12 provided over theupper surface 10 a of thedie pad 10 is coarser than that of theundersurface 10 b. Therefore, since a bonding area at the time of bonding thewire 5 and thebonding area 12 increases, the bonding strength can further be improved. - Next, as the sealed body formation process shown in
FIG. 11 , the sealed body (resin body) 7 is formed, and the semiconductor chip 3 (refer toFIG. 20 ), the multiple wires 5 (refer toFIG. 20 ), the inner lead part of thelead 4, and theupper surface 10 a (refer toFIG. 20 ) of the die pad 10 (refer toFIG. 20 ) are sealed as shown inFIG. 19 andFIG. 20 .FIG. 19 is an enlarged plan view showing a state in which the sealed body is formed in the product formation area of the lead frame shown inFIG. 17 , andFIG. 20 is an enlarged sectional view showing a state in which the sealed body is formed in the product formation area of the lead frame shown inFIG. 18 . Moreover,FIG. 21 is an explanatory diagram schematically showing a flow of the resin for sealing in a cross section in which a part ofFIG. 20 is enlarged. - In this step, first, a forming
mold 35 that is comprised of anupper mold 36 having a mold surface (first mold surface) 36 a, and a cavity (concave part) 36 b formed on thismold surface 36 a and alower mold 37 having a mold surface (second mold surface) 37 a facing themold surface 36 a of theupper mold 36 and a cavity (concave part) 37 b formed on thismold surface 37 a is prepared as shown inFIG. 20 . Then, thelead frame 20 that is subjected to the wire-bonding process is arranged inside the forming mold 35 (between theupper mold 36 and the lower mold 37) so that thesemiconductor chip 3 and thedie pad 10 may be located in thecavity 36 b of theupper mold 36 and thecavity 37 b of thelower mold 37. Here, in this embodiment, in order to expose theundersurface 10 b of thedie pad 10 on theundersurface 7 b side of the sealedbody 7, theundersurface 10 b is abutted to a bottom of thecavity 37 b of thelower mold 37. - Next, the
lead frame 20 is clamped with theupper mold 36 and thelower mold 37. At this time, when clamping thelead frame 20, parts of the multiple leads 4 (at least parts that overlap thetie bar 21 shown inFIG. 19 ) formed in thelead frame 20 are clamped. Then, one part of the lead 4 (innerlead part 4 a) is arranged in thecavities lead part 4 b) of thelead 4 is clamped by the formingmold 35 outside thecavities cavity 37 b is formed with its depth (a length from the height of themold surface 37 a to the height of the bottom of thecavity 37 b) being in accordance with an amount of offset of the die pad 10 (so that the amount of offset and the depth of thecavity 37 b may become equal). For this reason, when thelead frame 20 is clamped with theupper mold 36 and thelower mold 37, theundersurface 10 b of thedie pad 10 is brought into adhesion with the bottom of thecavity 37 b of thelower mold 37. - Next, in a state in which the
lead frame 20 is being clamped with theupper mold 36 and thelower mold 37, a resin (e.g., a resin softened by heating) 7 p (refer toFIG. 21 ) is supplied into a space formed by overlapping thecavity 36 b of theupper mold 36 and thecavity 37 b of thelower mold 37, and thesemiconductor chip 3, themultiple wires 5, the part of each of the multiple leads 4 (innerlead part 4 a), and theupper surface 10 a of thedie pad 10 are sealed with thisresin 7 p for sealing. Then, the sealedbody 7 is formed by heat curing the suppliedresin 7 p. Such a sealing method is called a transfer mold method. - In the transfer mold method, the resin is supplied (injected) into the insides of the
cavities excessive resin 7 p (refer toFIG. 21 ) in thecavities cavities cavity 36 b, and a side gate method where the supply part is arranged on the side face side of thecavities - In this embodiment, as shown in
FIG. 20 , the sealedbody 7 is formed so that theundersurface 10 b of thedie pad 10 may be exposed, but as described above, when exposing thedie pad 10, theexcessive resin 7 p (refer toFIG. 21 ) turns its direction to theundersurface 10 b side of thedie pad 10, and the resin burr is easily formed. Then, if the resin burr occurs, a need for adding the resin burr removal process will arise, and an interstice will become easy to be formed between the sealedbody 7 and theundersurface 10 b of thedie pad 10. For this reason, moisture invades easily from an interstice between the sealedbody 7 and thedie pad 10. That is, invasion of moisture from the outside of the package can be inhibited by inhibiting the occurrence of the resin burr. - Hence, this embodiment is configured so that the stepped
part 14 that ranges to theundersurface 10 b is provided over the peripheral part of theundersurface 10 b of thedie pad 10 as shown inFIG. 21 . In other words, thedie pad 10 has the undersurface (surface, stepped surface) 14 a that ranges to theside face 10 c inside theside face 10 c, and the undersurface 14 a is located at the height between theupper surface 10 a and theundersurface 10 b. Moreover, as described above, the steppedpart 14 is formed continuously so as to surround the peripheral part of theundersurface 10 b of thedie pad 10 all over the whole periphery. Moreover, in thedie pad 10, thegroove part 15 is provided between the central part and the stepped part of theundersurface 10 b of thedie pad 10. Thegroove part 15 is formed inside the stepped part 14 (on the central part side of theundersurface 10 b), and is continuously formed so as to surround the periphery of the central part of theundersurface 10 b all over the whole periphery. - As shown by an arrow 7 s in
FIG. 21 , some of theresin 7 p supplied into thecavities side face 10 c of thedie pad 10, and changes its direction of movement. However, in the case of not providing the steppedpart 14, a supply pressure of theresin 7 p concentrates on a lower end part (boundary with theundersurface 10 b) of theside face 10 c, and acts as a power of lifting the peripheral part of the die pad upward. Here, if the steppedpart 14 is provided as in this embodiment, since the supply pressure of theresin 7 p can be dispersed to the surroundings, it will become possible to inhibit the deformation of thedie pad 10 due to the supply pressure of theresin 7 p. - However, according to an examination of the inventors of this application, it has been found that the supply pressure of the
resin 7 p is inhibited from concentrating locally by providing the steppedpart 14, but some of theresin 7 p may enter into theundersurface 10 b side of thedie pad 10 after coming over the steppedpart 14. Hence, in this embodiment, the semiconductor device is configured to have thegroove part 15 provided between the central part and the steppedpart 14 of theundersurface 10 b of thedie pad 10. Thegroove part 15 formed inside the steppedpart 14 functions as the dam part for damming up the resin that invaded toward the central part of thedie pad 10 after coming over the steppedpart 14. Therefore, even if some of theresin 7 p comes over the steppedpart 14, since theresin 7 p will be embedded in thegroove part 15, invasion of theresin 7 p will be dammed up by thegroove part 15. - Next, the sealed
body 7 shown inFIG. 19 andFIG. 20 is obtained by curing theresin 7 p supplied into thecavities resin 7 p, it can be hardened by giving a heat treatment. - Next, as an outer plating process shown in
FIG. 11 , the metal film (outer plating film, solder film) SD is formed over exposed surfaces (outer lead parts 4 b) of themultiple leads 4 that are exposed from the sealedbody 7 as shown inFIG. 22 .FIG. 22 is an enlarged sectional view showing a state in which a metal film (outer plating film, solder film) is formed over the exposed surfaces of the multiple leads and the die pad that are exposed from the sealed body shown inFIG. 20 . - In this process, the
lead frame 20 that is a workpiece to be plated is placed in a plating tub (its illustration is omitted) containing the plating solution (its illustration is omitted), and the metal film SD is formed, for example, by an electrolytic plating method. According to this electrolytic plating method, it is possible to form the outer plating film over every area of thelead frame 20 that is exposed from the sealedbody 7 collectively. Therefore, the metal film SD is formed so as to cover the exposed part of thedie pad 10 in addition to the exposed part of thelead 4. Moreover, the metal film SD is formed also in theframe part 20 c. - Next, as a lead forming process, a link part of the
multiple leads 4 linked to theframe part 20 c of thelead frame 20 is cut, and subsequently the leads are formed by being subjected to bending.FIG. 23 is an enlarged plan view showing a state in which the multiple leads over which the metal film was formed in the outer plating process shown inFIG. 11 are formed by being cut from the frame part of the lead frame. Incidentally, since a sectional view toFIG. 23 is the same as that ofFIG. 4 , its illustration is omitted. - In this process, first, the
multiple leads 4 that are linked to theframe part 20 c, respectively, to be one body are cut at the link part, and are made to be mutually independent members, respectively (lead cutting process). Incidentally,tie bar 21 that links the multiple leads 4 is cut between the adjacent leads after a sealed body process and before the outer plating process (tie bar cutting process). Although this tie bar cutting process can also be performed after the outer plating process, cutting thetie bar 21 before the outer plating process forms the metal film SD also over a cutting plane. Therefore, it is desirable to cut thetie bar 21 before the outer plating process from the viewpoint of improving the wettability of solder at the time of mounting thesemiconductor device 1 shown inFIG. 1 . - In the tie bar cutting process and the lead cutting process, the
lead 4 is cut by pressing with a die (support member; its illustration is omitted) placed on one plane side (e.g., the undersurface) of thelead frame 20 and a punch (cutting blade; its illustration is omitted) placed on the other plane side (e.g., the upper surface), respectively. An end part of thelead 4 thus cut by the press working has a substantially flat cutting plane and the base material of thelead 4 is exposed from the metal film SD in the cutting plane. By this process, themultiple leads 4 become independent members that are each separated. - Next, the
multiple leads 4 as cut are formed by being subjected to the bending (bending process). In this embodiment, for example, the outerlead part 4 b is formed into the shape of a gull wing as shown inFIG. 4 . Moreover, if needed, a process of further cutting a tip of the lead 4 (outerlead part 4 b) to adjust the length of thelead 4 may be performed. - Next, as a dicing-into-pieces process shown in
FIG. 11 , the multiple suspension leads linked to theframe part 20 c are cut so that they are diced into pieces in everyproduct formation area 20 a to attain themultiple semiconductor devices 1.FIG. 24 is an enlarged plan view showing a state in which the suspension leads of the lead frame shown inFIG. 23 are cut and separated from the frame part (dam part). - Although a dicing-into-pieces method is not limited in particular, a method for cutting it by press working using an unillustrated cutting mold can be applied like the above-mentioned lead cutting process. After this process, required inspections and test, such as a visual inspection and an electric test, are performed and accepted products serve as the
semiconductor devices 1 that are finished products shown inFIG. 1 toFIG. 10 . Then, thesemiconductor device 1 is shipped or installed over an unillustrated mounted substrate. - Although in the foregoing, the invention made by the inventors of this application was specifically explained based on the embodiments, the present invention is not limited to the embodiments and it goes without saying that it can be modified within a range that does not deviate from a gist of the invention.
- For example, in the embodiment, the semiconductor package that was explained by taking the QFP type semiconductor device as an example of the semiconductor package such that the
undersurface 10 b of thedie pad 10 was exposed and was applied is not limited to be of the QFP type. For example, the semiconductor package can be applied to asemiconductor device 40 of a QFN (Quad Flat Non-leaded package) type such that a part of each of themultiple leads 4 is exposed over the undersurface of the sealedbody 7 as shown inFIG. 25 .FIG. 25 is a sectional view showing a semiconductor device that is a modification toFIG. 4 . Moreover,FIG. 26 is an enlarged sectional view of a part of the semiconductor device shown inFIG. 25 , and serves as a modification toFIG. 9 . - The QFN-
type semiconductor device 40 shown inFIG. 25 andFIG. 26 differs from thesemiconductor device 1 shown inFIG. 4 in points that a position of thedie pad 10 is not offset, but is arranged at the same position as thelead 4 and themultiple leads 4 are exposed from theunderside 7 b of the sealedbody 7. Other points are the same as those of thesemiconductor device 1 explained in the above-mentioned embodiment. Therefore, as shown inFIG. 26 , application of respective configurations of thedie pad 10 explained in the above-mentioned embodiment makes it possible to attain respective effects explained with thesemiconductor device 1. - Moreover, in the embodiment, the mode for carrying out the invention in which the multiple holes are formed in each of the hollow
part arrangement areas upper surface 10 a of thedie pad 10, respectively. However, as a modification, grooves (hollow parts) 17 can be formed in the hollowpart arrangement areas semiconductor device 41 shown inFIG. 27 , respectively. It is more desirable to form the groove 17 from the viewpoint of stopping certainly the development of exfoliation of the sealed body 7 (refer toFIG. 9 ) and thedie pad 10. - However, when forming the grooves 17 in both of the hollow
part arrangement areas FIG. 27 , it is necessary to widen a width (arrangement space of the hollowpart arrangement areas 13, 16) P1 of thebonding area 12 to which thewire 5 b is bonded so that thewire 5 b may not be bonded in the groove 17. On the other hand, in the case where themultiple holes 11 are formed in the hollowpart arrangement areas FIG. 8 , thewire 5 b can be bonded in an area surrounded by the adjacent holes 11. For this reason, a width (arrangement space of the hollowpart arrangement areas 13, 16) P2 of thebonding area 12 in which thewire 5 b is bonded can be narrowed. - That is, from the viewpoint of making the plane area of the
die pad 10 small to attain miniaturization of the semiconductor device, a mode in which themultiple holes 11 are formed in each of the hollowpart arrangement areas FIG. 8 is desirable. Alternatively, although illustration is omitted, it is desirable to form themultiple holes 11 in either of the hollowpart arrangement areas type semiconductor device 40 explained usingFIG. 25 andFIG. 26 . - Moreover, in the
semiconductor device 1 explained in the embodiment, the configuration where the hollowpart arrangement areas upper surface 10 a of thedie pad 10, and the steppedpart 14 and thegroove part 15 were provided over theundersurface 10 b, as shown inFIG. 9 , was explained, but some of the configurations described above can be applied as a modification.FIG. 28 andFIG. 29 are enlarged sectional views showing other modifications toFIG. 9 . - For example, a
semiconductor device 42 shown inFIG. 28 differs from thesemiconductor device 1 shown inFIG. 9 in a point that the steppedpart 14 and thegroove part 15 shown inFIG. 9 are not formed. In thesemiconductor device 1, since the steppedpart 14 and thegroove part 15 are not provided, a resin burr 7 z is easy to be formed so as to cover the peripheral part of theundersurface 10 b of thedie pad 10. For this reason, the need for adding the resin burr removal process arises, and therefore there is conceivable a case where moisture invades from the interstice between the sealedbody 7 and thedie pad 10. However, in thesemiconductor device 42, since the hollowpart arrangement area 16 is provided, a development of the exfoliation of thedie pad 10 and the sealedbody 7 can be delayed in the hollowpart arrangement area 16. However, since it is conceivable that if moisture invades into the interface of thedie pad 10 and the sealed body, it will become a cause of rust, etc., it is desirable to form the steppedpart 14 and thegroove part 15 as shown inFIG. 9 from the viewpoint of preventing the resin burr 7 z. - Moreover, for example, a
semiconductor device 43 shown inFIG. 29 differs from thesemiconductor device 1 shown inFIG. 9 in a point that the hollowpart arrangement area 16 shown inFIG. 9 is not provided. Thus, the plane area of thedie pad 10 can be made small by not providing the hollowpart arrangement area 16 shown inFIG. 9 . For this reason, thesemiconductor device 43 can be better miniaturized than thesemiconductor device 1 shown inFIG. 9 . On the other hand, if the hollowpart arrangement area 16 shown inFIG. 9 is not provided, for example, when the sealedbody 7 and thedie pad 10 exfoliate over theside face 10 c of thedie pad 10, there will be an apprehension that the exfoliation will develop to the bonding part of thewire 5 b. However, as described above, the exfoliation of thedie pad 10 from theside face 10 c side occurs originating in invasion of moisture in many cases, and by inhibiting the occurrence of the resin burr 7 z (refer toFIG. 28 ), the burr removal process can be omitted or a stress to the resin by removal of the burr can be alleviated, and occurrence of the exfoliation can be inhibited considerably. - Moreover, although illustration is omitted, in the case where the hollow
part arrangement areas 13, 16 (refer toFIG. 9 ) are not arranged over the upper surface of the die pad 10 (refer toFIG. 9 ) but the stepped part 14 (refer toFIG. 9 ) and the groove part 15 (refer toFIG. 9 ) are arranged over theundersurface 10 b (refer toFIG. 9 ), although it becomes difficult to stop the development of exfoliation, it is possible to inhibit the occurrence of the resin burr 7 z (refer toFIG. 28 ) that needs the resin burr removal process giving rise to the moisture invasion. - Moreover, in the above-mentioned embodiment, although there was explained the method whereby after forming the sealed body, the wettability of solder in mounting it over an unillustrated mounted substrate was improved by forming the metal film SD comprised of, for example, solder (outer plating film), the following modifications are applicable. That is, as a technology of improving the wettability of solder over a terminal surface of the semiconductor device, there is a method whereby a metal film is formed over the surface of the lead frame beforehand, i.e., a so-called previous plating method, in addition to the post plating method described above. The technology explained in the embodiment is applicable also in the case of this previous plating method.
- When the previous plating method is applied, in the lead frame preparation process shown in
FIG. 11 , a surface metal film formation process of forming the surface metal film for improving the wettability of solder all over the exposed surface of the lead frame is added, for example, between a hollow part formation process and the surface roughening process. In this surface metal film formation process, a surface metal film comprised, for example, of nickel (Ni), palladium (Pd), and gold (Au) is formed by a plating method. Moreover, when the previous plating method is applied, the outer plating process shown inFIG. 11 can be omitted. For this reason, in the case of the semiconductor device to which the previous plating method is applied, the metal film SD comprised of solder as shown inFIG. 9 is not formed. Moreover, in the case of the semiconductor device to which the previous plating method is applied, a surface metal film comprised, for example, of nickel (Ni), palladium (Pd), and gold (Au) is formed all over the surfaces (upper surface and undersurface) of thedie pad 10 and thelead 4. - Moreover, the configurations of the modifications explained using
FIG. 25 toFIG. 29 can be applied in a combined form.
Claims (11)
1. A method for manufacturing a semiconductor device, the method comprising:
preparing a lead frame that comprises a die pad including a first plane and a second plane located on an opposite side of the first plane, and a plurality of leads arranged next to the die pad;
mounting a semiconductor chip including a surface, a plurality of electrodes formed over the surface, and a reverse side located on an opposite side of the surface over a chip mounting area of the first plane of the die pad;
electrically coupling parts of the electrodes of the semiconductor chip and the leads through a plurality of first wires and electrically coupling other parts of the electrodes and the die pad through a second wire after the mounting the semiconductor chip; and
after the electrically coupling, sealing the semiconductor chip, the first wires, and the second wire with a resin such that a part of each of the leads and the second plane of the die pad is configured to be exposed after the electrically coupling,
wherein an area of the first plane of the die pad is larger than an area of the reverse side of the semiconductor chip,
wherein the first plane of the die pad includes the chip mounting area, a first bonding area that is located between the chip mounting area and the leads and to which the second wire is bonded, a first hollow part arrangement area that is located between the first bonding area and the chip mounting area and in which a plurality of holes are formed, and a second hollow part arrangement area that is arranged between the first bonding area and a peripheral part of the die pad and in which the plurality of holes are formed,
wherein, over the second plane of the die pad, a stepped part that ranges to a side face of the die pad and a groove part that is arranged between a central part and the stepped part of the second plane of the die pad are provided,
wherein the first and second hollow part arrangement areas, and the first bonding area are arranged between the groove and the chip mounting area,
wherein the plurality of holes are formed in each of the first and the second hollow part arrangement areas, respectively, and the second wire is bonded to an area surrounded by the holes, and
wherein, in a cross sectional view, each of the plurality of holes does not penetrate the die pad.
2. The method for manufacturing the semiconductor device according to claim 1 , wherein a surface roughness of the first plane in the chip mounting area, the first bonding area, and the first hollow part arrangement area is coarser than a surface roughness of the second plane.
3. The method for manufacturing the semiconductor device according to claim 2 , wherein a depth of the groove part is deeper than a depth of the stepped part in the cross sectional view.
4. The method for manufacturing the semiconductor device according to claim 1 , wherein the holes are formed in the first hollow part arrangement area and an arrangement space of adjacent holes among the holes is less than or equal to twice an opening size of each of the holes.
5. The method for manufacturing the semiconductor device according to claim 1 , wherein, expressing a surface roughness of the first plane as a ratio (Sr) of a surface area of the roughened surface to a unit area of a flat surface, Sr is 1.2 or more.
6. A semiconductor device, comprising:
a lead frame that comprises a die pad including a first plane and a second plane located on an opposite side of the first plane, and a plurality of leads arranged next to the die pad;
a semiconductor chip including a surface, a plurality of electrodes formed over the surface, and a reverse side located on an opposite side of the surface over a chip mounting area of the first plane of the die pad;
a plurality of first wires electrically coupling parts of the electrodes of the semiconductor chip and the leads through a plurality of first wires;
a plurality of second wires electrically coupling other parts of the electrodes and the die pad through a second wire; and
a resin sealing the semiconductor chip, the first wires, and the second wire so that a part of each of the leads and the second plane of the die pad is configured to be exposed,
wherein an area of the first plane of the die pad is larger than an area of the reverse side of the semiconductor chip,
wherein the first plane of the die pad includes the chip mounting area, a first bonding area that is located between the chip mounting area and the leads and to which the second wire is bonded, a first hollow part arrangement area that is located between the first bonding area and the chip mounting area and in which a plurality of holes are formed, and a second hollow part arrangement area that is arranged between the first bonding area and a peripheral part of the die pad and in which the plurality of holes are formed,
wherein, over the second plane of the die pad, a stepped part that ranges to a side face of the die pad and a groove part that is arranged between a central part and the stepped part of the second plane of the die pad are provided,
wherein the first and second hollow part arrangement areas, and the first bonding area are arranged between the groove and the chip mounting area,
wherein the plurality of holes are formed in each of the first and the second hollow part arrangement areas, respectively, and the second wire is bonded to an area surrounded by the holes, and
wherein, in a cross sectional view, each of the plurality of holes does not penetrate the die pad.
7. A semiconductor device according to claim 6 , wherein a surface roughness of the first plane in the chip mounting area, the first bonding area, and the first hollow part arrangement area is coarser than a surface roughness of the second plane.
8. A semiconductor device according to claim 7 , wherein a depth of the groove part is deeper than a depth of the stepped part in the cross sectional view.
9. A semiconductor device according to claim 6 , wherein the plurality of holes are formed in the first hollow part arrangement area and an arrangement space of adjacent holes among the holes is less than or equal to twice an opening size of each of the holes.
10. A semiconductor device according to claim 6 , wherein, expressing a surface roughness of the first plane as a ratio (Sr) of a surface area of the roughened surface to a unit area of a flat surface, Sr is 1.2 or more.
11. A semiconductor device, comprising:
a lead frame that comprises a die pad including a first plane and a second plane located on an opposite side of the first plane, and a plurality of leads arranged next to the die pad;
a semiconductor chip including a surface, a plurality of electrodes formed over the surface, and a reverse side located on an opposite side of the surface over a chip mounting area of the first plane of the die pad;
a plurality of first wires electrically coupling parts of the electrodes of the semiconductor chip and the leads through a plurality of first wires;
a plurality of second wires electrically coupling other parts of the electrodes and the die pad through a second wire; and
a resin sealing the semiconductor chip, the first wires, and the second wire such that a part of each of the leads and the second plane of the die pad is configured to be exposed.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/643,903 US20170309547A1 (en) | 2012-06-27 | 2017-07-07 | Method for manufacturing semiconductor device, and semiconductor device |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012-144092 | 2012-06-27 | ||
JP2012144092A JP2014007363A (en) | 2012-06-27 | 2012-06-27 | Method of manufacturing semiconductor device and semiconductor device |
US13/898,410 US9018745B2 (en) | 2012-06-27 | 2013-05-20 | Method for manufacturing semiconductor device, and semiconductor device |
US14/659,444 US9293396B2 (en) | 2012-06-27 | 2015-03-16 | Method for manufacturing semiconductor device, and semiconductor device |
US14/997,509 US9741641B2 (en) | 2012-06-27 | 2016-01-16 | Method for manufacturing semiconductor device, and semiconductor device |
US15/643,903 US20170309547A1 (en) | 2012-06-27 | 2017-07-07 | Method for manufacturing semiconductor device, and semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/997,509 Continuation US9741641B2 (en) | 2012-06-27 | 2016-01-16 | Method for manufacturing semiconductor device, and semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20170309547A1 true US20170309547A1 (en) | 2017-10-26 |
Family
ID=49777252
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/898,410 Active 2033-09-12 US9018745B2 (en) | 2012-06-27 | 2013-05-20 | Method for manufacturing semiconductor device, and semiconductor device |
US14/659,444 Active US9293396B2 (en) | 2012-06-27 | 2015-03-16 | Method for manufacturing semiconductor device, and semiconductor device |
US14/997,509 Active US9741641B2 (en) | 2012-06-27 | 2016-01-16 | Method for manufacturing semiconductor device, and semiconductor device |
US15/643,903 Abandoned US20170309547A1 (en) | 2012-06-27 | 2017-07-07 | Method for manufacturing semiconductor device, and semiconductor device |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/898,410 Active 2033-09-12 US9018745B2 (en) | 2012-06-27 | 2013-05-20 | Method for manufacturing semiconductor device, and semiconductor device |
US14/659,444 Active US9293396B2 (en) | 2012-06-27 | 2015-03-16 | Method for manufacturing semiconductor device, and semiconductor device |
US14/997,509 Active US9741641B2 (en) | 2012-06-27 | 2016-01-16 | Method for manufacturing semiconductor device, and semiconductor device |
Country Status (3)
Country | Link |
---|---|
US (4) | US9018745B2 (en) |
JP (1) | JP2014007363A (en) |
CN (1) | CN103515261B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9966329B2 (en) * | 2016-09-29 | 2018-05-08 | Renesas Electronics Corporation | Method for manufacturing semiconductor device |
US10529652B2 (en) * | 2014-12-11 | 2020-01-07 | Stmicroelectronics Pte Ltd | Integrated circuit (IC) package with a solder receiving area and associated methods |
US20200075464A1 (en) * | 2018-09-05 | 2020-03-05 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
Families Citing this family (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5863174B2 (en) * | 2012-03-01 | 2016-02-16 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
US8956920B2 (en) * | 2012-06-01 | 2015-02-17 | Nxp B.V. | Leadframe for integrated circuit die packaging in a molded package and a method for preparing such a leadframe |
JP2014007363A (en) * | 2012-06-27 | 2014-01-16 | Renesas Electronics Corp | Method of manufacturing semiconductor device and semiconductor device |
JP6509602B2 (en) | 2014-04-09 | 2019-05-08 | ローム株式会社 | Semiconductor device |
JP2016018846A (en) * | 2014-07-07 | 2016-02-01 | 株式会社東芝 | Semiconductor package, and method of manufacturing the same |
JP6332053B2 (en) * | 2015-01-20 | 2018-05-30 | 株式会社デンソー | Semiconductor device and manufacturing method thereof |
US9972508B2 (en) | 2015-06-24 | 2018-05-15 | Renesas Electronic Corporation | Manufacturing method of semiconductor device |
JP2017038019A (en) * | 2015-08-13 | 2017-02-16 | 富士電機株式会社 | Semiconductor device |
JP6650723B2 (en) * | 2015-10-16 | 2020-02-19 | 新光電気工業株式会社 | Lead frame, method of manufacturing the same, and semiconductor device |
US10121759B2 (en) * | 2015-11-04 | 2018-11-06 | Kulicke And Soffa Industries, Inc. | On-bonder automatic overhang die optimization tool for wire bonding and related methods |
JP6621681B2 (en) * | 2016-02-17 | 2019-12-18 | 株式会社三井ハイテック | Lead frame, manufacturing method thereof, and semiconductor package |
JP6840466B2 (en) | 2016-03-08 | 2021-03-10 | 株式会社アムコー・テクノロジー・ジャパン | Semiconductor package and manufacturing method of semiconductor package |
JP2017183511A (en) * | 2016-03-30 | 2017-10-05 | ルネサスエレクトロニクス株式会社 | Semiconductor device manufacturing method |
JP6603169B2 (en) * | 2016-04-22 | 2019-11-06 | ルネサスエレクトロニクス株式会社 | Semiconductor device manufacturing method and semiconductor device |
US10586757B2 (en) * | 2016-05-27 | 2020-03-10 | Linear Technology Corporation | Exposed solderable heat spreader for flipchip packages |
JP2018056451A (en) * | 2016-09-30 | 2018-04-05 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP6961337B2 (en) * | 2016-11-25 | 2021-11-05 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP6636978B2 (en) * | 2017-03-24 | 2020-01-29 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
JP2017108191A (en) * | 2017-03-24 | 2017-06-15 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP6850202B2 (en) * | 2017-06-02 | 2021-03-31 | 株式会社三井ハイテック | Lead frame, lead frame manufacturing method and semiconductor device manufacturing method |
TWI746883B (en) * | 2017-09-29 | 2021-11-21 | 韓商Jmj韓國有限公司 | Clip, leadframe and substrate for semiconductor package with finely engraved patterns and the semiconductor package having the same |
US11152318B2 (en) * | 2017-11-22 | 2021-10-19 | Mitsubishi Electric Corporation | Semiconductor device and manufacturing method of semiconductor device |
CN108807327A (en) * | 2018-05-02 | 2018-11-13 | 泰州友润电子科技股份有限公司 | A kind of full closed insulated lead frame with free switching function |
JP2018117166A (en) * | 2018-05-07 | 2018-07-26 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US10777489B2 (en) * | 2018-05-29 | 2020-09-15 | Katoh Electric Co., Ltd. | Semiconductor module |
CN109037084A (en) * | 2018-07-27 | 2018-12-18 | 星科金朋半导体(江阴)有限公司 | A kind of packaging method of QFN fingerprint recognition chip |
CN109037083A (en) * | 2018-07-27 | 2018-12-18 | 星科金朋半导体(江阴)有限公司 | A kind of packaging method of QFN fingerprint recognition chip |
US11145574B2 (en) * | 2018-10-30 | 2021-10-12 | Microchip Technology Incorporated | Semiconductor device packages with electrical routing improvements and related methods |
JP7304145B2 (en) * | 2018-11-07 | 2023-07-06 | 新光電気工業株式会社 | Lead frame, semiconductor device, and lead frame manufacturing method |
JP7199921B2 (en) * | 2018-11-07 | 2023-01-06 | ローム株式会社 | semiconductor equipment |
US11569152B2 (en) * | 2019-01-23 | 2023-01-31 | Texas Instruments Incorporated | Electronic device with lead pitch gap |
CN113451227B (en) * | 2019-03-06 | 2022-07-19 | 西安航思半导体有限公司 | High-reliability QFN (quad Flat No lead) packaging device structure |
JP7163896B2 (en) * | 2019-10-28 | 2022-11-01 | トヨタ自動車株式会社 | semiconductor equipment |
US11302652B2 (en) * | 2019-12-20 | 2022-04-12 | Texas Instruments Incorporated | Semiconductor package substrate with a smooth groove about a perimeter of a semiconductor die |
TWM606836U (en) * | 2020-09-18 | 2021-01-21 | 長華科技股份有限公司 | Lead frame |
JP7029504B2 (en) * | 2020-09-23 | 2022-03-03 | Shプレシジョン株式会社 | Manufacturing method of lead frame and power semiconductor device |
DE102021129753A1 (en) * | 2020-12-17 | 2022-06-23 | Infineon Technologies Ag | Semiconductor packages and methods of making the same |
US20220208664A1 (en) * | 2020-12-28 | 2022-06-30 | Shinko Electric Industries Co., Ltd. | Lead frame, method of making lead frame, and semiconductor device |
US11715678B2 (en) * | 2020-12-31 | 2023-08-01 | Texas Instruments Incorporated | Roughened conductive components |
JP7474213B2 (en) * | 2021-03-16 | 2024-04-24 | 株式会社東芝 | Semiconductor Device |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100001385A1 (en) * | 2008-07-07 | 2010-01-07 | Jose Alvin Caparas | Integrated circuit package system with bumped lead and nonbumped lead |
US9741641B2 (en) * | 2012-06-27 | 2017-08-22 | Renesas Electronics Corporation | Method for manufacturing semiconductor device, and semiconductor device |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0579946U (en) * | 1992-03-31 | 1993-10-29 | ミツミ電機株式会社 | Semiconductor device |
JPH0621303A (en) * | 1992-07-03 | 1994-01-28 | Seiko Epson Corp | Lead frame for semiconductor device and manufacture thereof |
JPH07161896A (en) * | 1993-12-02 | 1995-06-23 | Hitachi Cable Ltd | Lead frame and manufacture of it |
KR100335480B1 (en) * | 1999-08-24 | 2002-05-04 | 김덕중 | Leadframe using chip pad as heat spreading path and semiconductor package thereof |
JP2001077275A (en) | 1999-09-01 | 2001-03-23 | Matsushita Electronics Industry Corp | Lead frame and manufacture of resin-sealed semiconductor device using the same |
JP2002076228A (en) | 2000-09-04 | 2002-03-15 | Dainippon Printing Co Ltd | Resin-sealed semiconductor device |
JP3895570B2 (en) * | 2000-12-28 | 2007-03-22 | 株式会社ルネサステクノロジ | Semiconductor device |
US6661083B2 (en) * | 2001-02-27 | 2003-12-09 | Chippac, Inc | Plastic semiconductor package |
US20020140064A1 (en) * | 2001-03-29 | 2002-10-03 | Advanced Semiconductor Engineering Inc. | Semiconductor chip package and lead frame structure thereof |
TWI257693B (en) * | 2003-08-25 | 2006-07-01 | Advanced Semiconductor Eng | Leadless package |
US7262491B2 (en) * | 2005-09-06 | 2007-08-28 | Advanced Interconnect Technologies Limited | Die pad for semiconductor packages and methods of making and using same |
JP5613463B2 (en) * | 2010-06-03 | 2014-10-22 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
-
2012
- 2012-06-27 JP JP2012144092A patent/JP2014007363A/en active Pending
-
2013
- 2013-05-20 US US13/898,410 patent/US9018745B2/en active Active
- 2013-06-27 CN CN201310263546.1A patent/CN103515261B/en active Active
-
2015
- 2015-03-16 US US14/659,444 patent/US9293396B2/en active Active
-
2016
- 2016-01-16 US US14/997,509 patent/US9741641B2/en active Active
-
2017
- 2017-07-07 US US15/643,903 patent/US20170309547A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100001385A1 (en) * | 2008-07-07 | 2010-01-07 | Jose Alvin Caparas | Integrated circuit package system with bumped lead and nonbumped lead |
US9741641B2 (en) * | 2012-06-27 | 2017-08-22 | Renesas Electronics Corporation | Method for manufacturing semiconductor device, and semiconductor device |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10529652B2 (en) * | 2014-12-11 | 2020-01-07 | Stmicroelectronics Pte Ltd | Integrated circuit (IC) package with a solder receiving area and associated methods |
US9966329B2 (en) * | 2016-09-29 | 2018-05-08 | Renesas Electronics Corporation | Method for manufacturing semiconductor device |
US20200075464A1 (en) * | 2018-09-05 | 2020-03-05 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
US10825756B2 (en) * | 2018-09-05 | 2020-11-03 | Kabushiki Kaisha Toshiba | Chip attached to a die pad having a concave structure |
Also Published As
Publication number | Publication date |
---|---|
US20140001620A1 (en) | 2014-01-02 |
US9018745B2 (en) | 2015-04-28 |
US9741641B2 (en) | 2017-08-22 |
US9293396B2 (en) | 2016-03-22 |
US20150194368A1 (en) | 2015-07-09 |
CN103515261B (en) | 2017-11-24 |
JP2014007363A (en) | 2014-01-16 |
CN103515261A (en) | 2014-01-15 |
US20160133548A1 (en) | 2016-05-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9741641B2 (en) | Method for manufacturing semiconductor device, and semiconductor device | |
US9385072B2 (en) | Method of manufacturing semiconductor device and semiconductor device | |
TWI639214B (en) | Semiconductor device and method of manufacturing the same | |
US8102035B2 (en) | Method of manufacturing a semiconductor device | |
US8115299B2 (en) | Semiconductor device, lead frame and method of manufacturing semiconductor device | |
JP5689462B2 (en) | Semiconductor device and manufacturing method thereof | |
US7972906B2 (en) | Semiconductor die package including exposed connections | |
JP2005191240A (en) | Semiconductor device and method for manufacturing the same | |
JP2005057067A (en) | Semiconductor device and manufacturing method thereof | |
JP6357371B2 (en) | Lead frame, semiconductor device, and lead frame manufacturing method | |
US20180040487A1 (en) | Manufacturing method of semiconductor device and semiconductor device | |
US6608369B2 (en) | Lead frame, semiconductor device and manufacturing method thereof, circuit board and electronic equipment | |
US20180261531A1 (en) | Semiconductor package with lead frame and recessed solder terminals | |
US20220208660A1 (en) | Electronic package with surface contact wire extensions | |
US10937728B2 (en) | Preformed lead frame and lead frame package made from the same | |
JP2017108191A (en) | Semiconductor device | |
JP2019145625A (en) | Semiconductor device | |
JP2011210893A (en) | Semiconductor device and lead frame | |
JP2002110879A (en) | Resin sealed semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF ADDRESS;ASSIGNOR:RENESAS ELECTRONICS CORPORATION;REEL/FRAME:045764/0902 Effective date: 20150731 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |