US20170250088A1 - Fin cutting process for manufacturing finfet semiconductor devices - Google Patents
Fin cutting process for manufacturing finfet semiconductor devices Download PDFInfo
- Publication number
- US20170250088A1 US20170250088A1 US15/056,513 US201615056513A US2017250088A1 US 20170250088 A1 US20170250088 A1 US 20170250088A1 US 201615056513 A US201615056513 A US 201615056513A US 2017250088 A1 US2017250088 A1 US 2017250088A1
- Authority
- US
- United States
- Prior art keywords
- fin
- etch mask
- etching process
- substrate
- type features
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims description 23
- 238000004519 manufacturing process Methods 0.000 title description 17
- 238000005520 cutting process Methods 0.000 title description 7
- 238000000034 method Methods 0.000 claims abstract description 117
- 239000000758 substrate Substances 0.000 claims abstract description 78
- 230000008569 process Effects 0.000 claims abstract description 73
- 238000005530 etching Methods 0.000 claims abstract description 57
- 239000000463 material Substances 0.000 claims abstract description 44
- 238000011112 process operation Methods 0.000 claims description 5
- 238000000231 atomic layer deposition Methods 0.000 claims description 4
- 238000000151 deposition Methods 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 63
- 238000002955 isolation Methods 0.000 description 13
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 12
- 239000011295 pitch Substances 0.000 description 8
- 125000006850 spacer group Chemical group 0.000 description 7
- 238000012545 processing Methods 0.000 description 6
- 235000012239 silicon dioxide Nutrition 0.000 description 6
- 239000000377 silicon dioxide Substances 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 239000011810 insulating material Substances 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 238000010276 construction Methods 0.000 description 3
- 230000000873 masking effect Effects 0.000 description 3
- 230000004323 axial length Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 238000012938 design process Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000018109 developmental process Effects 0.000 description 2
- -1 e.g. Substances 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000002829 reductive effect Effects 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000010420 art technique Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 239000002070 nanowire Substances 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000036961 partial effect Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000005549 size reduction Methods 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3085—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by their behaviour during the process, e.g. soluble masks, redeposited masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
- H01L21/845—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body including field-effect transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
Definitions
- the present disclosure relates to the manufacturing of semiconductor devices, and, more specifically, to a novel fin cutting process for manufacturing FinFET semiconductor devices.
- Transistors come in a variety of shapes and forms, e.g., planar transistors, FinFET transistors, nanowire devices, etc.
- the transistors are typically either NMOS (NFET) or PMOS (PFET) type devices wherein the “N” and “P” designation is based upon the type of dopants used to create the source/drain regions of the devices.
- CMOS Complementary Metal Oxide Semiconductor
- CMOS Complementary Metal Oxide Semiconductor
- each transistor device comprises laterally spaced apart drain and source regions that are formed in a semiconductor substrate, a gate electrode structure positioned above the substrate and between the source/drain regions, and a gate insulation layer positioned between the gate electrode and the substrate.
- a conductive channel region forms between the drain region and the source region and current flows from the source region to the drain region.
- FIG. 1A is a perspective view of an illustrative prior art FinFET semiconductor device 10 that is formed above a semiconductor substrate 12 wherein the fins 14 of the device 10 are made of the material of the substrate 12 , e.g., silicon.
- the device 10 includes a plurality of fin-formation trenches 13 , three illustrative fins 14 , a gate structure 16 , a sidewall spacer 18 and a gate cap layer 20 .
- An insulating material 17 (with an upper surface 17 S) provides electrical isolation between the fins 14 .
- the gate structure 16 is typically comprised of a layer of gate insulating material (not separately shown), e.g., a layer of high-k insulating material or silicon dioxide, and one or more conductive material layers that serve as the gate electrode for the device 10 .
- the fins 14 have a three dimensional configuration: a height H, a width W and an axial length L.
- the axial length L corresponds to the direction of current travel in the device 10 when it is operational, i.e., it corresponds to the gate length direction of the device.
- the portions of the fins 14 covered by the gate structure 16 are the channel regions of the FinFET device 10 .
- the portions of the fins 14 that are positioned outside of the spacers 18 will become part of the source/drain regions of the device 10 .
- the gate structure 16 encloses both sides and the upper surface of the fins 14 to form a tri-gate structure so as to use a channel having a three-dimensional structure instead of a planar structure.
- an insulating cap layer e.g., silicon nitride
- the FinFET device only has a dual-gate structure (sidewalls only).
- a FinFET device typically exhibits the improved gate control, thereby reducing so-called short channel effects that occurred on planar devices with very small gate lengths.
- FinFETs tend to be able to generate significantly higher drive current than planar transistor devices. Additionally, the leakage current of FinFET devices after the device is turned “OFF” is significantly reduced as compared to the leakage current of planar FETs, due to the superior gate electrostatic control of the “fin” channel on FinFET devices.
- the 3D structure of a FinFET device is a superior MOSFET structure as compared to that of a planar FET, especially in the 20 nm CMOS technology node and beyond.
- the desired final lateral width of the fins 14 (near the top of the fin) has become very small, e.g., 6-12 nm, and the fin pitch has also been significantly decreased, e.g., the fin pitch may be on the order of about 30-60 nm.
- the fins 14 after the fins 14 are initially formed, they will be subjected to various processing operations, e.g., cleaning, growth of thermal oxide material on the fins 14 that act to consume some of the lateral width (and height) of the initially formed fins. Accordingly, accurately defining these relatively small fin structures 14 while accounting for their subsequent reduction in size in post fin-formation processes can be challenging.
- One manufacturing technique that is employed in manufacturing FinFET devices is to initially form a patterned fin-formation etch mask layer (not shown) that is comprised of a plurality of spaced-apart line-type features (that correspond to the desired fins) above the substrate 12 . Thereafter, one or more etching processes are performed though the patterned fin-formation etch mask layer to define the fin-formation trenches 13 in the substrate 12 that defines a regular array of multiple fins 14 that extend across the entire substrate 12 . Using this type of manufacturing approach, better accuracy and repeatability may be achieved in forming the fins 14 to very small dimensions due to the more uniform environment in which the etching process that forms the fin-formation trenches 13 is performed.
- Fin-Cut-Last In the Fin-Cut-Last process, after the fin-formation trenches 13 have been formed so as to thereby define the regular array of fins 14 across the substrate 12 , some portion or portions of several fins 14 are removed to create room for or define the spaces where isolation regions will ultimately be formed to separate the individual FinFET devices from one another.
- Fin-Cut-First Another prior art processing technique that is performed to form the spaces for the isolation structures is sometimes referred to as a “Fin-Cut-First” process.
- the term “Fin-Cut-First” to describe the process is a bit of a misnomer in that, using this Fin-Cut-First technique, the portions of the “fins” to be removed are not actually formed in the substrate 12 . Rather, in the Fin-Cut-First process, some portions of the line-type features in the patterned fin-formation etch mask layer are removed prior to performing the etching process that defines the fins 14 in the substrate 12 .
- the fin-formation etching process is performed through the modified patterned fin-formation etch mask layer (with some portions of the line type features removed) to define the fins 14 .
- no fins 14 will form in the locations corresponding to the removed line-type features from the original patterned fin-formation etch mask layer.
- the spaces created where the fins 14 are not formed are the spaces where isolation regions will be formed.
- FIG. 1B depicts a product after an initial patterned fin-formation hard mask layer 30 , e.g., a patterned layer of silicon nitride/silicon dioxide, was formed above the substrate 12 in accordance with the desired fin pattern and pitch.
- the patterned fin-formation hard mask layer 30 is comprised of a plurality of line-type features 30 A that extend across the substrate 12 (the features 30 A extend into and out of the plane of the drawing page). Also depicted in dashed lines are illustrative fins 14 that will eventually be formed in the substrate 12 by performing an etching process through the patterned fin-formation hard mask layer 30 after portions of some of the line-type features 30 A have been removed.
- the fins 14 may have a target width 14 W (at the top of the fin) at this point in the process flow (with the understanding that the width 14 W will be reduced in subsequent manufacturing operations) of about 16 nm, and they may be formed with a desired fin pitch 14 P of 30 nm.
- the line-type features 30 A are formed so as to have a lateral width 30 W that is slightly larger (e.g., 18 nm) than the target width 14 W of the fins 14 to account for the natural size reduction of the fin 14 when the fin-formation etching process is performed.
- the lateral space 32 between adjacent line-type features 30 A may be about 12 nm.
- FIGS. 1C-1D depict the formation of a patterned etch mask layer 40 , i.e., a so-called fin-cut mask, above the patterned fin-formation hard mask layer 30 .
- the patterned etch mask 40 may be made of any desired materials and it may be formed using traditional photolithographic tools and techniques.
- the patterned etch mask 40 has an opening 40 A that exposes portions 30 X of three of the line-type features 30 A that are to be removed from the patterned fin-formation hard mask layer 30 to define a modified fin-formation etch mask layer 30 (with the portions 30 X removed).
- the opening 40 A has a target lateral width 40 W.
- an etching process will be performed through the modified fin-formation hard mask layer 30 to define the fins 14 in the substrate 12 .
- the opening 40 A is depicted as being formed precisely to its targeted width 40 W and with its edges 40 X being perfectly aligned and positioned in the middle of the 12 nm lateral space 32 between adjacent features 30 A.
- accurately and reliably forming the opening 40 A to its target width 40 X and/or locating the edges 40 X of the opening 40 A this precisely is very difficult to accomplish in practice.
- the lateral space 32 is about 12 nm (in the example described), that means there is only a tolerance or process window of about plus-or-minus 6 nm when it comes to defining the width 40 W of the opening 40 A precisely and/or to accurately locating the edges 40 X of the opening 40 A at the proper location between adjacent features 30 A. If the mask opening 40 A is not properly sized and/or located, problems can result, as described more fully below.
- the opening 40 A is depicted as being formed with a lateral width 40 W 1 that is greater than its targeted width 40 W.
- the over-sized opening 40 A exposes portions 42 of certain line features 30 A that, according to the design process, should not be removed. If the exposed portions 42 are removed, then the fins that should have been formed under these exposed and removed portions 42 will not be formed, or at least not to the desired targeted width 14 W.
- the opening 40 A is depicted as being formed with a lateral width 40 W 2 that is less than its targeted width 40 W.
- the undersized opening 40 A covers portions 44 of line features 30 A that, according to the design process, should be removed. If the covered portions 44 are not removed, then fins or partial fins will be formed in areas where they should not be formed. Even if the opening 40 A in the etch mask 40 is formed to exactly match the target width 40 W, properly aligning such a perfectly-sized opening is still a very challenging task given the very small process window (e.g., +/ ⁇ 6 nm) that must be met.
- the very small process window e.g., +/ ⁇ 6 nm
- the present disclosure is directed to a novel fin cutting process for manufacturing FinFET semiconductor devices that may solve or reduce one or more of the problems identified above.
- the present disclosure is directed to a novel fin cutting process for manufacturing FinFET semiconductor devices.
- One illustrative method disclosed herein includes, among other things, forming an original fin-formation etch mask above a semiconductor substrate, the original fin-formation etch mask layer comprising a plurality of original line-type features, and removing at least a portion of at least one of the plurality of original line-type features so as to thereby define a modified fin-formation etch mask comprising the remaining portions of the plurality of original line-type features.
- the method also includes forming a conformal layer of material on the remaining portions of the plurality of original line-type features of the modified fin-formation etch mask and performing at least one etching process to remove at least portions of the conformal layer of material and to define a plurality of fin-formation trenches so as to thereby initially define a plurality of fins in the substrate.
- Another illustrative method disclosed herein includes, among other things, forming an original fin-formation etch mask comprised of a plurality of original line-type features, the original line-type features having a first lateral width that is less than a target lateral width at an upper surface of a plurality of fins to be formed in a substrate, and removing at least a portion of at least one of the plurality of original line-type features so as to thereby define a modified fin-formation etch mask comprising the remaining portions of the plurality of original line-type features.
- the method further includes performing at least one process operation to add a material to the sidewalls of the remaining portions of the plurality of original line-type features of the modified fin-formation etch mask so as to form a plurality of modified line-type features having a second lateral width that is greater than the first lateral width and to expose portions of the substrate and performing a substrate etching process through the plurality of modified line-type features to remove at least the exposed portions of the substrate and thereby define a plurality of fin-formation trenches in the substrate that initially define the plurality of fins in the substrate.
- FIG. 1A is a perspective view of one illustrative embodiment of a prior art FinFET device
- FIGS. 1B-1H depict illustrative prior art methods of removing selected fin structures when forming FinFET semiconductor devices.
- FIGS. 2A-2M depict various illustrative novel fin cutting processes disclosed herein for manufacturing FinFET semiconductor devices.
- the present disclosure is directed to various hybrid fin cutting processes for FinFET semiconductor devices.
- the methods disclosed herein may be employed in manufacturing a variety of different devices, including, but not limited to, logic devices, memory devices, etc.
- various illustrative embodiments of the methods and devices disclosed herein will now be described in more detail.
- FIGS. 2A-2M depict various novel fin cutting processes disclosed herein for manufacturing FinFET semiconductor devices.
- the illustrative FinFET device 100 described herein may be comprised of N-type FinFET devices, P-type FinFET devices or any combinations of such N- and P-type devices.
- the FinFET device 100 depicted herein will be formed above a semiconductor substrate 102 comprised of a semiconductor material, such as, for example, a bulk silicon substrate.
- the device 100 may also be formed on so-called SOI (semiconductor-on-insulator) substrates, wherein the material 102 would be the active layer of such an SOI substrate.
- SOI semiconductor-onductor-on-insulator
- the material 102 may be comprised of any semiconductor material, e.g., silicon, silicon-germanium, germanium, a combination of so-called III-V materials, etc.
- semiconductor material e.g., silicon, silicon-germanium, germanium, a combination of so-called III-V materials, etc.
- substrate semiconductor substrate
- semiconductor substrate semiconductor substrate
- semiconductor substrate semiconductor substrate
- FIG. 2A depicts the device 100 after an initial patterned fin-formation etch mask layer 104 , e.g., a patterned hard mask layer, was formed above the substrate 102 .
- the initial patterned fin-formation etch mask layer 104 is comprised of a plurality of line-type features 104 A that extend across the upper surface 102 S of the substrate 102 (i.e., into and out of the drawing plane of FIG. 2A ).
- the materials of construction for the patterned fin-formation etch mask layer 104 may vary depending upon the particular application as it may be comprised of a variety of materials, such as, for example, a photoresist material, silicon nitride, silicon oxynitride, etc.
- the initial patterned fin-formation masking layer 104 may be comprised of multiple layers of material, such as, for example, a stack of materials comprising a silicon dioxide layer 105 (e.g., pad oxide), a silicon nitride layer 107 (e.g., pad nitride) and a protective layer of silicon dioxide 109 , as depicted in the illustrative line-type feature 104 A depicted within the dashed-line oval in FIG. 2A .
- the patterned fin-formation etch mask layer 104 may be formed by depositing the layer(s) of material that comprise the masking layer 104 and thereafter directly patterning the masking layer 104 using known photolithography and etching techniques.
- the patterned fin-formation etch mask layer 104 may be formed by using known sidewall image transfer techniques.
- the particular form and composition of the patterned fin-formation etch mask layer 104 and the manner in which it is made should not be considered a limitation of the present invention.
- a plurality of fins 106 (shown in dashed lines) will eventually be formed in the substrate 102 .
- the fins 106 will be formed with a desired target lateral width 106 W at the top of the fins 106 at the point in time when the fins 106 are initially formed in the substrate 102 .
- the fins 106 will be formed so as to have a targeted fin pitch 106 P.
- processing operations e.g., cleaning processes, the growth of thermal oxide material on the fins 106 that will act to consume some of the lateral width 106 W of the initially formed fins 106 .
- the target initial lateral width 106 W of the initial fins 106 may be on the order of about 16 nm, while the final lateral width of the fins 106 (at the top of the fins 106 ) after the FinFET device is completed may be on the order of about 6-12 nm.
- the fin pitch 106 P may be on the order of about 30-60 nm.
- the line-type features 104 A have a lateral width 104 W.
- the lateral width 104 W of the features 104 A is intentionally selected to be less than the target initial lateral width 106 W of the initial fins 106 .
- the lateral width 104 W of the features 104 A may be on the order of about 5-75% of the target initial lateral width 106 W of the initial fins 106 at the time the fins 106 are initially formed.
- the lateral space 108 between adjacent features 104 A is larger than the corresponding lateral space 32 between the adjacent features 30 A on the fin-formation etch mask layer 30 described in the background section of this application.
- the absolute magnitude of the lateral spacing 108 may vary depending upon the particular application and a variety of factors. However, as one numerical example, the target initial lateral width 106 W of the initial fins 106 may be about 16 nm, the fin pitch 106 P may be about 30 nm, and the lateral width 104 W of the features 104 A may be about 12 nm.
- the lateral spacing 108 will be on the order of about 18 nm (30 nm ⁇ 12 nm), which is significantly larger, e.g., 1.5 times larger, than the 12 nm spacing 32 between the adjacent features 30 A on the patterned fin-formation etch mask 30 discussed in the background section of this application.
- the lateral spacing 108 will be on the order of about 18 nm (30 nm ⁇ 12 nm), which is significantly larger, e.g., 1.5 times larger, than the 12 nm spacing 32 between the adjacent features 30 A on the patterned fin-formation etch mask 30 discussed in the background section of this application.
- there is a larger process window for accurately forming and locating the fin-cut etch mask layer (not shown in FIG. 2A ) that will eventually be formed above the substrate 102 , as described more fully below, thereby eliminating or at least reducing one or more of the problems disclosed in the background section of this application.
- FIGS. 2B-2C depict the device 100 after an illustrative patterned etch mask 110 , i.e., a so-called fin-cut mask, was formed above the patterned fin-formation etch mask layer 104 and the substrate 102 .
- FIG. 2C is a plan view that depicts where various cross-sectional views depicted in the drawings are taken.
- FIG. 2B is a cross-sectional view taken along the line X-X shown in FIG. 2C .
- the patterned etch mask 110 is intended to be representative in nature in that it may be comprised of one or more layers of any desired materials that may be, in one embodiment, formed using traditional photolithographic tools and techniques.
- the patterned etch mask 110 may represent one or more separately formed and patterned etch masks that are formed above one another so as to collectively define the patterned etch mask 110 .
- the patterned etch mask 110 comprises an opening 110 A that exposes portions 104 X of four of the line-type features 104 A that are to be removed from the initial patterned fin-formation etch mask layer 104 to define a modified fin-formation etch mask layer 104 M (with the portions 104 X removed), as described more fully below.
- the opening 110 A has a target lateral width 110 W and a plurality of edges 110 X.
- an etching process will be performed through the modified fin-formation hard mask layer 104 M to define the fins 106 in the substrate 102 and to define an isolation structure trench 102 X in the substrate 102 having a size and position that corresponds approximately to that of the opening 110 A.
- the opening 110 A is depicted as being formed precisely to its targeted width 110 W and with its edges 110 X being perfectly aligned and positioned in the middle of the lateral space 108 between adjacent features 104 A.
- the lateral space 108 between the features 104 A is larger than the lateral spacing 32 between the features 30 A discussed in the background section of this application.
- the inventive methods disclosed herein provide for a larger tolerance or process window (about +/ ⁇ 9 nm versus about +/ ⁇ 6 nm) as it relates to accurately defining the width 110 W of the opening 110 A and/or to accurately locating the edges 110 X of the opening 110 A at some position within the larger spacing 108 between adjacent features 104 A.
- FIGS. 2D-2E depict the device 100 after an etching process, e.g., an anisotropic etching process, was performed through the patterned etch mask 110 to remove the exposed portions 104 X of the line-type features 104 A exposed by the opening 110 A.
- This operation defines a region 120 on the substrate 102 where the upper surface 102 S of the substrate 102 is exposed and results in the definition of a modified fin-formation etch mask layer 104 M (with the portions 104 X of the line-type features 104 A removed).
- FIG. 2F view X-X
- FIG. 2G view Y-Y depict the device 100 after several process operations were performed.
- the patterned etch mask 110 layer was removed from above the modified fin-formation etch mask layer 104 M.
- a conformal deposition process was performed to form a conformal layer 112 on the remaining portions of the line-type features 104 A of the modified fin-formation etch mask layer 104 M.
- the conformal layer 112 may be comprised of a variety of different materials, e.g., silicon dioxide, silicon oxynitride, etc., and it may be manufactured by performing, for example, an atomic layer deposition (ALD) process.
- ALD atomic layer deposition
- the thickness of the conformal layer 112 may vary depending upon the particular application and a variety of factors, such as, for example, the lateral width 104 W of the features 104 A and the target initial width 106 W of the fins 106 .
- the conformal layer 112 may be a layer of silicon dioxide having a substantially uniform thickness that falls within the range of about 1-10 nm that was formed by performing an ALD process.
- FIGS. 2H-2M depict the next major process operation which involves, with the conformal layer 112 in position above the modified fin-formation etch mask layer 104 M, performing at least one etching process 122 to define the isolation structure trench 102 X and a plurality of fin-formation trenches 102 Y in the substrate 102 .
- the at least one etching process 122 may be performed as distinct and separate steps (in one or more etch chambers) or may be different steps that are performed in a back-to-back sequence with appropriate changes in etch chemistry while the substrate 102 remains positioned within a single etch chamber.
- FIG. 2H view X-X
- FIG. 2I view Y-Y
- FIG. 2J plane view
- FIG. 2H depict a point during the at least one etching process 122 wherein an anisotropic etching process was performed with an etch chemistry that selectively removes the conformal layer or material 112 relative to surrounding materials and exposes the upper surface 102 S of the substrate 102 for further processing.
- this results in the formation of a spacer-like structure 112 A positioned adjacent the remaining original line-type features 104 A.
- the spacer 112 A in combination with the original line-type feature 104 A, effectively defines a modified line-type feature 104 MX of the modified fin-formation etch mask layer 104 M that has a lateral width 104 MW that is larger than the lateral width 104 W of the original line-type features 104 A.
- the lateral width 104 W may be about 12 nm
- the lateral width of the spacer 112 A (at its base) may be about 3 nm.
- the overall width 104 MW of the modified line-type feature 104 MX may be about 18 nm (12 nm+3 nm+3nm)—a width that is targeted to result in the formation of the fins 106 to the targeted lateral width 106 W of the fins 106 .
- FIG. 2H in the dashed-line oval is an embodiment of the modified line-type feature 104 MX wherein the original line-type feature 104 A makes up a smaller portion of the overall width 104 MW of the modified line-type feature 104 MX and the remaining width 104 MW of the modified line-type feature 104 MX is formed by forming a relatively thicker conformal layer 112 A adjacent the feature 104 A.
- FIGS. 2K-2M depict the next portion of the at least one etching process 122 wherein a substrate anisotropic etching process was performed with an etch chemistry that selectively removes the exposed portions of the substrate 102 relative to surrounding materials and thereby defines the isolation structure trench 102 X and the fin-formation trenches 102 Y, which, in turn, define the fins 106 .
- a substrate anisotropic etching process was performed with an etch chemistry that selectively removes the exposed portions of the substrate 102 relative to surrounding materials and thereby defines the isolation structure trench 102 X and the fin-formation trenches 102 Y, which, in turn, define the fins 106 .
- substantially all of the spacer 112 A portion of the features 104 MX of the modified fin-formation etch mask layer 104 M was consumed during the etching of the substrate 102 , however this may not be the case in all situations as some or all of the spacer 112 A may remain in position after the formation of the isolation structure trench 102 X and the fin-formation trenches 102 Y is completed. Such an illustrative situation is depicted in FIG. 2M .
- insulating material (not shown) may be formed so as to fill the isolation structure trench 102 X and to partially fill the fin-formation trenches 102 Y, gate structures may be formed, epi semiconductor material may be formed in the source/drain regions of the devices, contacts may be formed so as to establish electrical connection to the source/drain regions and the gate structure of the FinFET devices, etc.
- the methods disclosed herein provide, among other things, (1) a means by which the lateral spacing 108 between adjacent line-type features 104 A may be made greater, by making the lateral width 104 W of the original line type feature 104 A in the original patterned fin-formation etch mask 104 relatively smaller, and thereby increasing the process window for forming the fin-cut etch mask 110 ; and (2) after removing the desired portions 104 X of the original line-type features 104 A, forming the spacers 112 A so as to effectively increase the lateral width of the features of the modified fin-formation etch mask layer 104 M that will be used as an etch mask when forming the isolation structure trench 102 X and the fin-formation trenches 102 Y.
- the available process window for formation of the fin-cut etch mask layer 110 may be increased while still providing a means to allow device manufacturers to effectively “tune” the final lateral width 104 MW of the features 104 MX of the modified fin-formation etch mask layer 104 M so as to result in the fins 106 having the desired target width 106 W at the time they are formed in the substrate 102 .
- the fin-formation trenches 102 Y and the fins 106 are all of a uniform size and shape. However, such uniformity in the size and shape of the fin-formation trenches 102 Y and the fins 106 is not required to practice at least some aspects of the inventions disclosed herein. Thus, the size and configuration of the fin-formation trenches 102 Y and fins 106 and the manner in which they are made, should not be considered a limitation of the present invention.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
- 1. Field of the Invention
- Generally, the present disclosure relates to the manufacturing of semiconductor devices, and, more specifically, to a novel fin cutting process for manufacturing FinFET semiconductor devices.
- 2. Description of the Related Art
- In modern integrated circuits, such as microprocessors, storage devices and the like, a very large number of circuit elements, especially transistors, are provided on a restricted chip area. Transistors come in a variety of shapes and forms, e.g., planar transistors, FinFET transistors, nanowire devices, etc. The transistors are typically either NMOS (NFET) or PMOS (PFET) type devices wherein the “N” and “P” designation is based upon the type of dopants used to create the source/drain regions of the devices. So-called CMOS (Complementary Metal Oxide Semiconductor) technology or products refers to integrated circuit products that are manufactured using both NMOS and PMOS transistor devices. Irrespective of the physical configuration of the transistor device, each transistor device comprises laterally spaced apart drain and source regions that are formed in a semiconductor substrate, a gate electrode structure positioned above the substrate and between the source/drain regions, and a gate insulation layer positioned between the gate electrode and the substrate. Upon application of an appropriate control voltage to the gate electrode, a conductive channel region forms between the drain region and the source region and current flows from the source region to the drain region.
- A conventional FET is a planar device wherein the entire channel region of the device is formed parallel and slightly below the planar upper surface of the semiconducting substrate. In contrast to a planar FET, there are so-called 3D devices, such as an illustrative FinFET device, which is a three-dimensional structure.
FIG. 1A is a perspective view of an illustrative prior artFinFET semiconductor device 10 that is formed above asemiconductor substrate 12 wherein thefins 14 of thedevice 10 are made of the material of thesubstrate 12, e.g., silicon. Thedevice 10 includes a plurality of fin-formation trenches 13, threeillustrative fins 14, agate structure 16, asidewall spacer 18 and agate cap layer 20. An insulating material 17 (with anupper surface 17S) provides electrical isolation between thefins 14. Thegate structure 16 is typically comprised of a layer of gate insulating material (not separately shown), e.g., a layer of high-k insulating material or silicon dioxide, and one or more conductive material layers that serve as the gate electrode for thedevice 10. Thefins 14 have a three dimensional configuration: a height H, a width W and an axial length L. The axial length L corresponds to the direction of current travel in thedevice 10 when it is operational, i.e., it corresponds to the gate length direction of the device. The portions of thefins 14 covered by thegate structure 16 are the channel regions of theFinFET device 10. The portions of thefins 14 that are positioned outside of thespacers 18 will become part of the source/drain regions of thedevice 10. - In the
FinFET device 10, thegate structure 16 encloses both sides and the upper surface of thefins 14 to form a tri-gate structure so as to use a channel having a three-dimensional structure instead of a planar structure. In some cases, an insulating cap layer, e.g., silicon nitride, is positioned at the top of thefins 14 and the FinFET device only has a dual-gate structure (sidewalls only). Unlike a planar FET, a FinFET device typically exhibits the improved gate control, thereby reducing so-called short channel effects that occurred on planar devices with very small gate lengths. Accordingly, for a given plot space (or foot-print), FinFETs tend to be able to generate significantly higher drive current than planar transistor devices. Additionally, the leakage current of FinFET devices after the device is turned “OFF” is significantly reduced as compared to the leakage current of planar FETs, due to the superior gate electrostatic control of the “fin” channel on FinFET devices. In short, the 3D structure of a FinFET device is a superior MOSFET structure as compared to that of a planar FET, especially in the 20 nm CMOS technology node and beyond. - As FinFET devices have been scaled to meet ever increasing performance and size requirements, the desired final lateral width of the fins 14 (near the top of the fin) has become very small, e.g., 6-12 nm, and the fin pitch has also been significantly decreased, e.g., the fin pitch may be on the order of about 30-60 nm. Moreover, after the
fins 14 are initially formed, they will be subjected to various processing operations, e.g., cleaning, growth of thermal oxide material on thefins 14 that act to consume some of the lateral width (and height) of the initially formed fins. Accordingly, accurately defining these relativelysmall fin structures 14 while accounting for their subsequent reduction in size in post fin-formation processes can be challenging. One manufacturing technique that is employed in manufacturing FinFET devices is to initially form a patterned fin-formation etch mask layer (not shown) that is comprised of a plurality of spaced-apart line-type features (that correspond to the desired fins) above thesubstrate 12. Thereafter, one or more etching processes are performed though the patterned fin-formation etch mask layer to define the fin-formation trenches 13 in thesubstrate 12 that defines a regular array ofmultiple fins 14 that extend across theentire substrate 12. Using this type of manufacturing approach, better accuracy and repeatability may be achieved in forming thefins 14 to very small dimensions due to the more uniform environment in which the etching process that forms the fin-formation trenches 13 is performed. - However, when manufacturing FinFET devices, spaces for isolation structures must be provided between FinFET devices on the final integrated circuit product. One prior art processing technique that is performed to provide for these isolation spaces is sometimes referred to as a “Fin-Cut-Last” process. In the Fin-Cut-Last process, after the fin-
formation trenches 13 have been formed so as to thereby define the regular array offins 14 across thesubstrate 12, some portion or portions ofseveral fins 14 are removed to create room for or define the spaces where isolation regions will ultimately be formed to separate the individual FinFET devices from one another. - Another prior art processing technique that is performed to form the spaces for the isolation structures is sometimes referred to as a “Fin-Cut-First” process. In general, the term “Fin-Cut-First” to describe the process is a bit of a misnomer in that, using this Fin-Cut-First technique, the portions of the “fins” to be removed are not actually formed in the
substrate 12. Rather, in the Fin-Cut-First process, some portions of the line-type features in the patterned fin-formation etch mask layer are removed prior to performing the etching process that defines thefins 14 in thesubstrate 12. Accordingly, when the fin-formation etching process is performed through the modified patterned fin-formation etch mask layer (with some portions of the line type features removed) to define thefins 14, nofins 14 will form in the locations corresponding to the removed line-type features from the original patterned fin-formation etch mask layer. The spaces created where thefins 14 are not formed are the spaces where isolation regions will be formed. - However, as fin widths and fin pitches continue to decrease, the Fin-Cut-First process is becoming more challenging, as will be explained with reference to
FIGS. 1B-1H .FIG. 1B depicts a product after an initial patterned fin-formationhard mask layer 30, e.g., a patterned layer of silicon nitride/silicon dioxide, was formed above thesubstrate 12 in accordance with the desired fin pattern and pitch. The patterned fin-formationhard mask layer 30 is comprised of a plurality of line-type features 30A that extend across the substrate 12 (thefeatures 30A extend into and out of the plane of the drawing page). Also depicted in dashed lines areillustrative fins 14 that will eventually be formed in thesubstrate 12 by performing an etching process through the patterned fin-formationhard mask layer 30 after portions of some of the line-type features 30A have been removed. - Some problems with such a prior art Fin-Cut-First manufacturing technique are best explained with an illustrative numerical example. For example, the
fins 14 may have atarget width 14W (at the top of the fin) at this point in the process flow (with the understanding that thewidth 14W will be reduced in subsequent manufacturing operations) of about 16 nm, and they may be formed with a desiredfin pitch 14P of 30 nm. The line-type features 30A are formed so as to have alateral width 30W that is slightly larger (e.g., 18 nm) than thetarget width 14W of thefins 14 to account for the natural size reduction of thefin 14 when the fin-formation etching process is performed. As a result of these constraints, thelateral space 32 between adjacent line-type features 30A may be about 12 nm. -
FIGS. 1C-1D depict the formation of a patternedetch mask layer 40, i.e., a so-called fin-cut mask, above the patterned fin-formationhard mask layer 30. The patternedetch mask 40 may be made of any desired materials and it may be formed using traditional photolithographic tools and techniques. The patternedetch mask 40 has an opening 40A that exposesportions 30X of three of the line-type features 30A that are to be removed from the patterned fin-formationhard mask layer 30 to define a modified fin-formation etch mask layer 30 (with theportions 30X removed). The opening 40A has a targetlateral width 40W. Ultimately, an etching process will be performed through the modified fin-formationhard mask layer 30 to define thefins 14 in thesubstrate 12. - In the example depicted in
FIGS. 1C-1D , the opening 40A is depicted as being formed precisely to its targetedwidth 40W and with itsedges 40X being perfectly aligned and positioned in the middle of the 12 nmlateral space 32 betweenadjacent features 30A. Unfortunately, accurately and reliably forming the opening 40A to itstarget width 40X and/or locating theedges 40X of the opening 40A this precisely is very difficult to accomplish in practice. Given that thelateral space 32 is about 12 nm (in the example described), that means there is only a tolerance or process window of about plus-or-minus 6 nm when it comes to defining thewidth 40W of the opening 40A precisely and/or to accurately locating theedges 40X of the opening 40A at the proper location betweenadjacent features 30A. If the mask opening 40A is not properly sized and/or located, problems can result, as described more fully below. - In the example depicted in
FIGS. 1E-1F , the opening 40A is depicted as being formed with a lateral width 40W1 that is greater than its targetedwidth 40W. As depicted, theover-sized opening 40A exposesportions 42 of certain line features 30A that, according to the design process, should not be removed. If the exposedportions 42 are removed, then the fins that should have been formed under these exposed and removedportions 42 will not be formed, or at least not to the desired targetedwidth 14W. In the example depicted inFIGS. 1G-1H , theopening 40A is depicted as being formed with a lateral width 40W2 that is less than its targetedwidth 40W. As depicted, theundersized opening 40A coversportions 44 of line features 30A that, according to the design process, should be removed. If the coveredportions 44 are not removed, then fins or partial fins will be formed in areas where they should not be formed. Even if theopening 40A in theetch mask 40 is formed to exactly match thetarget width 40W, properly aligning such a perfectly-sized opening is still a very challenging task given the very small process window (e.g., +/−6 nm) that must be met. - The present disclosure is directed to a novel fin cutting process for manufacturing FinFET semiconductor devices that may solve or reduce one or more of the problems identified above.
- The following presents a simplified summary of the invention in order to provide a basic understanding of some aspects of the invention. This summary is not an exhaustive overview of the invention. It is not intended to identify key or critical elements of the invention or to delineate the scope of the invention. Its sole purpose is to present some concepts in a simplified form as a prelude to the more detailed description that is discussed later.
- Generally, the present disclosure is directed to a novel fin cutting process for manufacturing FinFET semiconductor devices. One illustrative method disclosed herein includes, among other things, forming an original fin-formation etch mask above a semiconductor substrate, the original fin-formation etch mask layer comprising a plurality of original line-type features, and removing at least a portion of at least one of the plurality of original line-type features so as to thereby define a modified fin-formation etch mask comprising the remaining portions of the plurality of original line-type features. In this example, the method also includes forming a conformal layer of material on the remaining portions of the plurality of original line-type features of the modified fin-formation etch mask and performing at least one etching process to remove at least portions of the conformal layer of material and to define a plurality of fin-formation trenches so as to thereby initially define a plurality of fins in the substrate.
- Another illustrative method disclosed herein includes, among other things, forming an original fin-formation etch mask comprised of a plurality of original line-type features, the original line-type features having a first lateral width that is less than a target lateral width at an upper surface of a plurality of fins to be formed in a substrate, and removing at least a portion of at least one of the plurality of original line-type features so as to thereby define a modified fin-formation etch mask comprising the remaining portions of the plurality of original line-type features. The method further includes performing at least one process operation to add a material to the sidewalls of the remaining portions of the plurality of original line-type features of the modified fin-formation etch mask so as to form a plurality of modified line-type features having a second lateral width that is greater than the first lateral width and to expose portions of the substrate and performing a substrate etching process through the plurality of modified line-type features to remove at least the exposed portions of the substrate and thereby define a plurality of fin-formation trenches in the substrate that initially define the plurality of fins in the substrate.
- The disclosure may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:
-
FIG. 1A is a perspective view of one illustrative embodiment of a prior art FinFET device; -
FIGS. 1B-1H depict illustrative prior art methods of removing selected fin structures when forming FinFET semiconductor devices; and -
FIGS. 2A-2M depict various illustrative novel fin cutting processes disclosed herein for manufacturing FinFET semiconductor devices. - While the subject matter disclosed herein is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.
- Various illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.
- The present subject matter will now be described with reference to the attached figures. Various structures, systems and devices are schematically depicted in the drawings for purposes of explanation only and so as to not obscure the present disclosure with details that are well known to those skilled in the art. Nevertheless, the attached drawings are included to describe and explain illustrative examples of the present disclosure. The words and phrases used herein should be understood and interpreted to have a meaning consistent with the understanding of those words and phrases by those skilled in the relevant art. No special definition of a term or phrase, i.e., a definition that is different from the ordinary and customary meaning as understood by those skilled in the art, is intended to be implied by consistent usage of the term or phrase herein. To the extent that a term or phrase is intended to have a special meaning, i.e., a meaning other than that understood by skilled artisans, such a special definition will be expressly set forth in the specification in a definitional manner that directly and unequivocally provides the special definition for the term or phrase.
- The present disclosure is directed to various hybrid fin cutting processes for FinFET semiconductor devices. As will be readily apparent to those skilled in the art upon a complete reading of the present application, the methods disclosed herein may be employed in manufacturing a variety of different devices, including, but not limited to, logic devices, memory devices, etc. With reference to the attached figures, various illustrative embodiments of the methods and devices disclosed herein will now be described in more detail.
-
FIGS. 2A-2M depict various novel fin cutting processes disclosed herein for manufacturing FinFET semiconductor devices. As will be recognized by those skilled in the art after a complete reading of the present application, theillustrative FinFET device 100 described herein may be comprised of N-type FinFET devices, P-type FinFET devices or any combinations of such N- and P-type devices. TheFinFET device 100 depicted herein will be formed above asemiconductor substrate 102 comprised of a semiconductor material, such as, for example, a bulk silicon substrate. Thedevice 100 may also be formed on so-called SOI (semiconductor-on-insulator) substrates, wherein thematerial 102 would be the active layer of such an SOI substrate. Additionally, thematerial 102 may be comprised of any semiconductor material, e.g., silicon, silicon-germanium, germanium, a combination of so-called III-V materials, etc. Thus, the terms “substrate,” “semiconductor substrate” or “semiconducting substrate” should be understood to cover all semiconductor materials in whatever physical form. -
FIG. 2A depicts thedevice 100 after an initial patterned fin-formationetch mask layer 104, e.g., a patterned hard mask layer, was formed above thesubstrate 102. The initial patterned fin-formationetch mask layer 104 is comprised of a plurality of line-type features 104A that extend across theupper surface 102S of the substrate 102 (i.e., into and out of the drawing plane ofFIG. 2A ). The materials of construction for the patterned fin-formationetch mask layer 104 may vary depending upon the particular application as it may be comprised of a variety of materials, such as, for example, a photoresist material, silicon nitride, silicon oxynitride, etc. Moreover, the initial patterned fin-formation masking layer 104 may be comprised of multiple layers of material, such as, for example, a stack of materials comprising a silicon dioxide layer 105 (e.g., pad oxide), a silicon nitride layer 107 (e.g., pad nitride) and a protective layer ofsilicon dioxide 109, as depicted in the illustrative line-type feature 104A depicted within the dashed-line oval inFIG. 2A . The patterned fin-formationetch mask layer 104 may be formed by depositing the layer(s) of material that comprise themasking layer 104 and thereafter directly patterning themasking layer 104 using known photolithography and etching techniques. Alternatively, the patterned fin-formationetch mask layer 104 may be formed by using known sidewall image transfer techniques. Thus, the particular form and composition of the patterned fin-formationetch mask layer 104 and the manner in which it is made should not be considered a limitation of the present invention. - With continuing reference to
FIG. 2A , a plurality of fins 106 (shown in dashed lines) will eventually be formed in thesubstrate 102. Thefins 106 will be formed with a desiredtarget lateral width 106W at the top of thefins 106 at the point in time when thefins 106 are initially formed in thesubstrate 102. Thefins 106 will be formed so as to have a targetedfin pitch 106P. Of course, as discussed above, after thefins 106 are initially formed, they will be subjected to various processing operations, e.g., cleaning processes, the growth of thermal oxide material on thefins 106 that will act to consume some of thelateral width 106W of the initially formedfins 106. By way of example only, in one illustrative embodiment, the targetinitial lateral width 106W of theinitial fins 106 may be on the order of about 16 nm, while the final lateral width of the fins 106 (at the top of the fins 106) after the FinFET device is completed may be on the order of about 6-12 nm. Additionally, in one illustrative embodiment, thefin pitch 106P may be on the order of about 30-60 nm. However, as will be appreciated by those skilled in the art after a complete reading of the present application, the illustrative numerical examples and ranges discussed herein are not to be considered to be limitations of the inventions disclosed herein, as the invention disclosed herein may be used in manufacturing FinFET devices as device dimensions continue to shrink. - Still referring to
FIG. 2A , the line-type features 104A have alateral width 104W. Unlike the prior art technique discussed in the background section of this application, thelateral width 104W of thefeatures 104A is intentionally selected to be less than the targetinitial lateral width 106W of theinitial fins 106. For example, depending upon the particular application, thelateral width 104W of thefeatures 104A may be on the order of about 5-75% of the targetinitial lateral width 106W of theinitial fins 106 at the time thefins 106 are initially formed. As depicted, there is alateral space 108 between adjacent line-type features 104A of the patterned fin-formationetch mask layer 104. However, as a result of intentionally making thefeatures 104A with alateral width 104W that is less than the targetinitial lateral width 106W of theinitial fins 106, thelateral space 108 betweenadjacent features 104A is larger than the correspondinglateral space 32 between theadjacent features 30A on the fin-formationetch mask layer 30 described in the background section of this application. The absolute magnitude of thelateral spacing 108 may vary depending upon the particular application and a variety of factors. However, as one numerical example, the targetinitial lateral width 106W of theinitial fins 106 may be about 16 nm, thefin pitch 106P may be about 30 nm, and thelateral width 104W of thefeatures 104A may be about 12 nm. Based upon these illustrative examples, thelateral spacing 108 will be on the order of about 18 nm (30 nm−12 nm), which is significantly larger, e.g., 1.5 times larger, than the 12 nm spacing 32 between theadjacent features 30A on the patterned fin-formation etch mask 30 discussed in the background section of this application. Thus, as will be discussed more fully below, using the methods described herein, there is a larger process window for accurately forming and locating the fin-cut etch mask layer (not shown inFIG. 2A ) that will eventually be formed above thesubstrate 102, as described more fully below, thereby eliminating or at least reducing one or more of the problems disclosed in the background section of this application. -
FIGS. 2B-2C depict thedevice 100 after an illustrativepatterned etch mask 110, i.e., a so-called fin-cut mask, was formed above the patterned fin-formationetch mask layer 104 and thesubstrate 102.FIG. 2C is a plan view that depicts where various cross-sectional views depicted in the drawings are taken.FIG. 2B is a cross-sectional view taken along the line X-X shown inFIG. 2C . The patternedetch mask 110 is intended to be representative in nature in that it may be comprised of one or more layers of any desired materials that may be, in one embodiment, formed using traditional photolithographic tools and techniques. In some cases, the patternedetch mask 110 may represent one or more separately formed and patterned etch masks that are formed above one another so as to collectively define the patternedetch mask 110. Irrespective of the exact manner in which the patternedetch mask 110 is formed, or its materials of construction, the patternedetch mask 110 comprises anopening 110A that exposesportions 104X of four of the line-type features 104A that are to be removed from the initial patterned fin-formationetch mask layer 104 to define a modified fin-formationetch mask layer 104M (with theportions 104X removed), as described more fully below. Theopening 110A has atarget lateral width 110W and a plurality ofedges 110X. Ultimately, as described more fully below, an etching process will be performed through the modified fin-formationhard mask layer 104M to define thefins 106 in thesubstrate 102 and to define anisolation structure trench 102X in thesubstrate 102 having a size and position that corresponds approximately to that of theopening 110A. - In the example depicted in the attached drawings, the
opening 110A is depicted as being formed precisely to its targetedwidth 110W and with itsedges 110X being perfectly aligned and positioned in the middle of thelateral space 108 betweenadjacent features 104A. As noted above, using one illustrative numerical example, thelateral space 108 between thefeatures 104A is larger than thelateral spacing 32 between thefeatures 30A discussed in the background section of this application. Accordingly, as will be appreciated by those skilled in the art after a complete reading of the present application, when using the methods disclosed herein as compared to the prior art method discussed previously, the inventive methods disclosed herein provide for a larger tolerance or process window (about +/−9 nm versus about +/−6 nm) as it relates to accurately defining thewidth 110W of theopening 110A and/or to accurately locating theedges 110X of theopening 110A at some position within thelarger spacing 108 betweenadjacent features 104A. -
FIGS. 2D-2E depict thedevice 100 after an etching process, e.g., an anisotropic etching process, was performed through the patternedetch mask 110 to remove the exposedportions 104X of the line-type features 104A exposed by theopening 110A. This operation defines aregion 120 on thesubstrate 102 where theupper surface 102S of thesubstrate 102 is exposed and results in the definition of a modified fin-formationetch mask layer 104M (with theportions 104X of the line-type features 104A removed). -
FIG. 2F (view X-X) andFIG. 2G (view Y-Y) depict thedevice 100 after several process operations were performed. First, the patternedetch mask 110 layer was removed from above the modified fin-formationetch mask layer 104M. Then a conformal deposition process was performed to form aconformal layer 112 on the remaining portions of the line-type features 104A of the modified fin-formationetch mask layer 104M. Theconformal layer 112 may be comprised of a variety of different materials, e.g., silicon dioxide, silicon oxynitride, etc., and it may be manufactured by performing, for example, an atomic layer deposition (ALD) process. The thickness of theconformal layer 112 may vary depending upon the particular application and a variety of factors, such as, for example, thelateral width 104W of thefeatures 104A and the targetinitial width 106W of thefins 106. In one particularly illustrative example, theconformal layer 112 may be a layer of silicon dioxide having a substantially uniform thickness that falls within the range of about 1-10 nm that was formed by performing an ALD process. -
FIGS. 2H-2M depict the next major process operation which involves, with theconformal layer 112 in position above the modified fin-formationetch mask layer 104M, performing at least oneetching process 122 to define theisolation structure trench 102X and a plurality of fin-formation trenches 102Y in thesubstrate 102. The at least oneetching process 122 may be performed as distinct and separate steps (in one or more etch chambers) or may be different steps that are performed in a back-to-back sequence with appropriate changes in etch chemistry while thesubstrate 102 remains positioned within a single etch chamber. -
FIG. 2H (view X-X),FIG. 2I (view Y-Y) andFIG. 2J (plan view) depict a point during the at least oneetching process 122 wherein an anisotropic etching process was performed with an etch chemistry that selectively removes the conformal layer ormaterial 112 relative to surrounding materials and exposes theupper surface 102S of thesubstrate 102 for further processing. As depicted, this results in the formation of a spacer-like structure 112A positioned adjacent the remaining original line-type features 104A. Thespacer 112A, in combination with the original line-type feature 104A, effectively defines a modified line-type feature 104MX of the modified fin-formationetch mask layer 104M that has a lateral width 104MW that is larger than thelateral width 104W of the original line-type features 104A. For example, continuing with the numerical example above wherein thelateral width 104W may be about 12 nm, the lateral width of thespacer 112A (at its base) may be about 3 nm. As a result, the overall width 104MW of the modified line-type feature 104MX may be about 18 nm (12 nm+3 nm+3nm)—a width that is targeted to result in the formation of thefins 106 to the targetedlateral width 106W of thefins 106. Also depicted inFIG. 2H in the dashed-line oval is an embodiment of the modified line-type feature 104MX wherein the original line-type feature 104A makes up a smaller portion of the overall width 104MW of the modified line-type feature 104MX and the remaining width 104MW of the modified line-type feature 104MX is formed by forming a relatively thickerconformal layer 112A adjacent thefeature 104A. -
FIGS. 2K-2M depict the next portion of the at least oneetching process 122 wherein a substrate anisotropic etching process was performed with an etch chemistry that selectively removes the exposed portions of thesubstrate 102 relative to surrounding materials and thereby defines theisolation structure trench 102X and the fin-formation trenches 102Y, which, in turn, define thefins 106. In the example depicted inFIGS. 2K-2L , substantially all of thespacer 112A portion of the features 104MX of the modified fin-formationetch mask layer 104M was consumed during the etching of thesubstrate 102, however this may not be the case in all situations as some or all of thespacer 112A may remain in position after the formation of theisolation structure trench 102X and the fin-formation trenches 102Y is completed. Such an illustrative situation is depicted inFIG. 2M . - At the point in processing after the
isolation structure trench 102X and the fin-formation trenches 102Y are formed so as to define thefins 106, traditional manufacturing operations may be performed to complete the fabrication of suchFinFET devices 100. For example, insulating material (not shown) may be formed so as to fill theisolation structure trench 102X and to partially fill the fin-formation trenches 102Y, gate structures may be formed, epi semiconductor material may be formed in the source/drain regions of the devices, contacts may be formed so as to establish electrical connection to the source/drain regions and the gate structure of the FinFET devices, etc. - As will be appreciated by those skilled in the art after a complete reading of the present application, the methods disclosed herein provide, among other things, (1) a means by which the
lateral spacing 108 between adjacent line-type features 104A may be made greater, by making thelateral width 104W of the originalline type feature 104A in the original patterned fin-formation etch mask 104 relatively smaller, and thereby increasing the process window for forming the fin-cut etch mask 110; and (2) after removing the desiredportions 104X of the original line-type features 104A, forming thespacers 112A so as to effectively increase the lateral width of the features of the modified fin-formationetch mask layer 104M that will be used as an etch mask when forming theisolation structure trench 102X and the fin-formation trenches 102Y. By using at least these two mechanisms, the available process window for formation of the fin-cutetch mask layer 110 may be increased while still providing a means to allow device manufacturers to effectively “tune” the final lateral width 104MW of the features 104MX of the modified fin-formationetch mask layer 104M so as to result in thefins 106 having the desiredtarget width 106W at the time they are formed in thesubstrate 102. In the illustrative example depicted herein, the fin-formation trenches 102Y and thefins 106 are all of a uniform size and shape. However, such uniformity in the size and shape of the fin-formation trenches 102Y and thefins 106 is not required to practice at least some aspects of the inventions disclosed herein. Thus, the size and configuration of the fin-formation trenches 102Y andfins 106 and the manner in which they are made, should not be considered a limitation of the present invention. - The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. For example, the process steps set forth above may be performed in a different order. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Note that the use of terms, such as “first,” “second,” “third” or “fourth” to describe various processes or structures in this specification and in the attached claims is only used as a shorthand reference to such steps/structures and does not necessarily imply that such steps/structures are performed/formed in that ordered sequence. Of course, depending upon the exact claim language, an ordered sequence of such processes may or may not be required. Accordingly, the protection sought herein is as set forth in the claims below.
Claims (20)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/056,513 US9754792B1 (en) | 2016-02-29 | 2016-02-29 | Fin cutting process for manufacturing FinFET semiconductor devices |
TW106104247A TWI641030B (en) | 2016-02-29 | 2017-02-09 | Fin cutting process for manufacturing finfet semiconductor devices |
CN201710106850.3A CN107134411B (en) | 2016-02-29 | 2017-02-27 | Fin for manufacturing FINFET semiconductor device cuts processing procedure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/056,513 US9754792B1 (en) | 2016-02-29 | 2016-02-29 | Fin cutting process for manufacturing FinFET semiconductor devices |
Publications (2)
Publication Number | Publication Date |
---|---|
US20170250088A1 true US20170250088A1 (en) | 2017-08-31 |
US9754792B1 US9754792B1 (en) | 2017-09-05 |
Family
ID=59679745
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/056,513 Active US9754792B1 (en) | 2016-02-29 | 2016-02-29 | Fin cutting process for manufacturing FinFET semiconductor devices |
Country Status (3)
Country | Link |
---|---|
US (1) | US9754792B1 (en) |
CN (1) | CN107134411B (en) |
TW (1) | TWI641030B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10361129B1 (en) | 2018-05-18 | 2019-07-23 | International Business Machines Corporation | Self-aligned double patterning formed fincut |
US10431660B2 (en) | 2018-02-07 | 2019-10-01 | International Business Machines Corporation | Self-limiting fin spike removal |
US11563106B2 (en) * | 2017-07-28 | 2023-01-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Formation method of isolation feature of semiconductor device structure |
US11948970B2 (en) | 2017-11-30 | 2024-04-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10916478B2 (en) * | 2018-02-20 | 2021-02-09 | Globalfoundries U.S. Inc. | Methods of performing fin cut etch processes for FinFET semiconductor devices |
US10483375B1 (en) | 2018-07-17 | 2019-11-19 | International Business Machines Coporation | Fin cut etch process for vertical transistor devices |
CN117374078A (en) * | 2022-07-01 | 2024-01-09 | 华为技术有限公司 | Chip, manufacturing method thereof and electronic equipment |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140273363A1 (en) * | 2013-03-14 | 2014-09-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of patterning features of a semiconductor device |
US20160351411A1 (en) * | 2015-06-01 | 2016-12-01 | Globalfoundries Inc. | Hybrid fin cutting processes for finfet semiconductor devices |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102956457B (en) * | 2011-08-22 | 2015-08-12 | 中国科学院微电子研究所 | Semiconductor device structure and preparation method thereof and semiconductor fin manufacture method |
US9437497B2 (en) * | 2013-10-18 | 2016-09-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of making a FinFET device |
CN104779283A (en) * | 2014-01-09 | 2015-07-15 | 中芯国际集成电路制造(上海)有限公司 | FINFET device capable of enhancing gate control and current drive and manufacturing method |
US9147730B2 (en) * | 2014-03-03 | 2015-09-29 | Globalfoundries Inc. | Methods of forming fins for FinFET semiconductor devices and selectively removing some of the fins by performing a cyclical fin cutting process |
-
2016
- 2016-02-29 US US15/056,513 patent/US9754792B1/en active Active
-
2017
- 2017-02-09 TW TW106104247A patent/TWI641030B/en active
- 2017-02-27 CN CN201710106850.3A patent/CN107134411B/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140273363A1 (en) * | 2013-03-14 | 2014-09-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of patterning features of a semiconductor device |
US20160351411A1 (en) * | 2015-06-01 | 2016-12-01 | Globalfoundries Inc. | Hybrid fin cutting processes for finfet semiconductor devices |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11563106B2 (en) * | 2017-07-28 | 2023-01-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Formation method of isolation feature of semiconductor device structure |
US11948970B2 (en) | 2017-11-30 | 2024-04-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US10431660B2 (en) | 2018-02-07 | 2019-10-01 | International Business Machines Corporation | Self-limiting fin spike removal |
US10636887B2 (en) | 2018-02-07 | 2020-04-28 | International Business Machines Corporation | Self-limiting fin spike removal |
US11063129B2 (en) | 2018-02-07 | 2021-07-13 | Elpis Technologies Inc. | Self-limiting fin spike removal |
US10361129B1 (en) | 2018-05-18 | 2019-07-23 | International Business Machines Corporation | Self-aligned double patterning formed fincut |
Also Published As
Publication number | Publication date |
---|---|
US9754792B1 (en) | 2017-09-05 |
TW201807745A (en) | 2018-03-01 |
CN107134411A (en) | 2017-09-05 |
TWI641030B (en) | 2018-11-11 |
CN107134411B (en) | 2019-08-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9754792B1 (en) | Fin cutting process for manufacturing FinFET semiconductor devices | |
US9761495B1 (en) | Methods of performing concurrent fin and gate cut etch processes for FinFET semiconductor devices and the resulting devices | |
US9653583B1 (en) | Methods of forming diffusion breaks on integrated circuit products comprised of finFET devices | |
US10014389B2 (en) | Methods of forming IC products comprising a nano-sheet device and a transistor device having first and second replacement gate structures | |
US8703557B1 (en) | Methods of removing dummy fin structures when forming finFET devices | |
US9779960B2 (en) | Hybrid fin cutting processes for FinFET semiconductor devices | |
US8557675B2 (en) | Methods of patterning features in a structure using multiple sidewall image transfer technique | |
US9882025B1 (en) | Methods of simultaneously forming bottom and top spacers on a vertical transistor device | |
US9991361B2 (en) | Methods for performing a gate cut last scheme for FinFET semiconductor devices | |
US9614056B2 (en) | Methods of forming a tri-gate FinFET device | |
US10483369B2 (en) | Methods of forming replacement gate structures on transistor devices | |
US9337050B1 (en) | Methods of forming fins for finFET semiconductor devices and the selective removal of such fins | |
US9524908B2 (en) | Methods of removing portions of fins by preforming a selectively etchable material in the substrate | |
US9543416B2 (en) | Methods of forming products with FinFET semiconductor devices without removing fins in certain areas of the product | |
US9269628B1 (en) | Methods of removing portions of at least one fin structure so as to form isolation regions when forming FinFET semiconductor devices | |
US20130244437A1 (en) | Methods of forming features on an integrated circuit product using a novel compound sidewall image transfer technique | |
US9887094B1 (en) | Methods of forming EPI semiconductor material on the source/drain regions of a FinFET device | |
US9735060B1 (en) | Hybrid fin cut etching processes for products comprising tapered and non-tapered FinFET semiconductor devices | |
US10366930B1 (en) | Self-aligned gate cut isolation | |
US9425106B1 (en) | Methods of performing fin cut etch processes for taper FinFET semiconductor devices and the resulting devices | |
US20150024584A1 (en) | Methods for forming integrated circuits with reduced replacement metal gate height variability | |
US9847418B1 (en) | Methods of forming fin cut regions by oxidizing fin portions | |
US10229999B2 (en) | Methods of forming upper source/drain regions on a vertical transistor device | |
US10522410B2 (en) | Performing concurrent diffusion break, gate and source/drain contact cut etch processes | |
US9502308B1 (en) | Methods for forming transistor devices with different source/drain contact liners and the resulting devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DERDERIAN, GARO JACQUES;REEL/FRAME:037854/0014 Effective date: 20160219 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |