US20170179384A1 - Memory structure having material layer made from a transition metal on interlayer dielectric - Google Patents
Memory structure having material layer made from a transition metal on interlayer dielectric Download PDFInfo
- Publication number
- US20170179384A1 US20170179384A1 US14/977,770 US201514977770A US2017179384A1 US 20170179384 A1 US20170179384 A1 US 20170179384A1 US 201514977770 A US201514977770 A US 201514977770A US 2017179384 A1 US2017179384 A1 US 2017179384A1
- Authority
- US
- United States
- Prior art keywords
- transition metal
- layer
- memory structure
- dielectric film
- insulating layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title claims abstract description 60
- 239000000463 material Substances 0.000 title claims abstract description 55
- 229910052723 transition metal Inorganic materials 0.000 title claims abstract description 52
- 150000003624 transition metals Chemical class 0.000 title claims abstract description 52
- 239000011229 interlayer Substances 0.000 title 1
- 239000010410 layer Substances 0.000 title 1
- 239000004020 conductor Substances 0.000 claims description 6
- 239000003989 dielectric material Substances 0.000 claims description 4
- 238000004519 manufacturing process Methods 0.000 abstract description 13
- 239000010408 film Substances 0.000 description 44
- 238000000034 method Methods 0.000 description 34
- 230000008569 process Effects 0.000 description 26
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 12
- 239000001301 oxygen Substances 0.000 description 12
- 229910052760 oxygen Inorganic materials 0.000 description 12
- 229910052814 silicon oxide Inorganic materials 0.000 description 12
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 11
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 10
- 230000004888 barrier function Effects 0.000 description 8
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 6
- 229910052718 tin Inorganic materials 0.000 description 6
- 229910003070 TaOx Inorganic materials 0.000 description 5
- 230000015556 catabolic process Effects 0.000 description 4
- 230000000052 comparative effect Effects 0.000 description 4
- 238000009832 plasma treatment Methods 0.000 description 4
- 239000010949 copper Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 239000010931 gold Substances 0.000 description 3
- 229910052735 hafnium Inorganic materials 0.000 description 3
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 3
- 239000011261 inert gas Substances 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical compound [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 3
- 229910052715 tantalum Inorganic materials 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- QGLKJKCYBOYXKC-UHFFFAOYSA-N nonaoxidotritungsten Chemical group O=[W]1(=O)O[W](=O)(=O)O[W](=O)(=O)O1 QGLKJKCYBOYXKC-UHFFFAOYSA-N 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 229910001930 tungsten oxide Inorganic materials 0.000 description 2
- ZNOKGRXACCSDPY-UHFFFAOYSA-N tungsten(VI) oxide Inorganic materials O=[W](=O)=O ZNOKGRXACCSDPY-UHFFFAOYSA-N 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 150000004770 chalcogenides Chemical class 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 229910001873 dinitrogen Inorganic materials 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000001307 helium Substances 0.000 description 1
- 229910052734 helium Inorganic materials 0.000 description 1
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 1
- 229910052743 krypton Inorganic materials 0.000 description 1
- DNNSSWSSYDEUBZ-UHFFFAOYSA-N krypton atom Chemical compound [Kr] DNNSSWSSYDEUBZ-UHFFFAOYSA-N 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 229910052754 neon Inorganic materials 0.000 description 1
- GKAOGPIIYCISHV-UHFFFAOYSA-N neon atom Chemical compound [Ne] GKAOGPIIYCISHV-UHFFFAOYSA-N 0.000 description 1
- 150000002926 oxygen Chemical class 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000011343 solid material Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 229910000314 transition metal oxide Inorganic materials 0.000 description 1
- 239000011800 void material Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
- 229910052724 xenon Inorganic materials 0.000 description 1
- FHNFHKCVQCLJFQ-UHFFFAOYSA-N xenon atom Chemical compound [Xe] FHNFHKCVQCLJFQ-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H01L45/1233—
-
- H01L45/1253—
-
- H01L45/146—
-
- H01L45/1633—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of switching materials, e.g. deposition of layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of switching materials, e.g. deposition of layers
- H10N70/028—Formation of switching materials, e.g. deposition of layers by conversion of electrode material, e.g. oxidation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8833—Binary metal oxides, e.g. TaOx
Definitions
- the disclosure relates to a memory structure and a manufacturing method for the same, and particularly to a resistive random-access memory (ReRAM) structure and a manufacturing method for the same.
- ReRAM resistive random-access memory
- a memory structure such as a nonvolatile semiconductor memory structure is typically designed to securely hold data even when power is lost or removed from the memory structure.
- Various types of nonvolatile memory structures have been proposed in the related art. Also, manufactures have been looking for new developments or techniques combination for stacking multiple planes of memory cells, so as to achieve greater storage capacity. For example, several types of multi-layer stackable thin-film transistor (TFT) NAND-type flash memory structures have been proposed.
- TFT thin-film transistor
- Resistive random-access memory is a non-volatile memory type. Resistive memories attract much attention due to its simple MIM (Metal-Insulator-Metal) structure and promising scalability. Different forms of ReRAM have been disclosed, based on different dielectric materials, spanning from perovskites to transition metal oxides to chalcogenides. It would be desirable to develop and realize a resistive memory structure with excellent electrical properties.
- the present disclosure relates to a memory structure and a manufacturing method for a memory structure.
- the memory structure has excellent operating properties.
- a memory structure comprising a lower electrode, an upper insulating layer, a material layer, a dielectric film, and an upper electrode.
- the upper insulating layer is on the lower electrode.
- the material layer is on the upper insulating layer.
- the upper insulating layer and the material layer have a common opening to expose a portion of the lower electrode.
- the dielectric film is on the exposed portion of lower electrode.
- the dielectric film and the material layer contain a same first transition metal.
- the upper electrode is on the dielectric film and fills the common opening.
- a memory structure comprising a lower electrode, memory structure and an upper electrode.
- the dielectric film is on the lower electrode and has a thickness of 20 to 50 angstroms.
- the dielectric film contains a first transition metal different from a second transition metal contained in the lower electrode.
- the upper electrode is on the dielectric film.
- a method for manufacturing a memory structure comprises the following steps.
- An upper insulating layer is formed on a lower electrode.
- a material layer including a first transition metal is formed on the upper insulating layer.
- the material layer and the upper insulating layer are patterned to form a common opening to expose a portion of the lower electrode.
- a dielectric film including the first transition metal is formed by a plasma process over the exposed lower electrode exposed by using the material layer as a source of the first transition metal.
- FIG. 1A to FIG. 1D illustrate a manufacturing method for a memory structure according to an embodiment.
- FIG. 2A to FIG. 2B illustrate a manufacturing method for a memory structure according to another embodiment.
- FIG. 3A to FIG. 3C illustrate a manufacturing method for a memory structure according to yet another embodiment.
- FIG. 4 and FIG. 5 show electrical characteristics of memory structures of embodiments and comparative examples.
- Embodiments for the present disclosure relate to a resistive memory structure and a manufacturing method thereof.
- the resistive memory structure having a dielectric film can have excellent operating characteristics.
- FIG. 1A to FIG. 1D illustrate a manufacturing method for a memory structure according to an embodiment.
- a barrier layer 102 may be formed on a side wall and a bottom surface of a cavity 106 of a lower insulating layer 104 .
- a lower electrode 108 may be formed on the barrier layer 102 and to fill the cavity 106 .
- An upper insulating layer 110 may be formed on the lower insulating layer 104 , the barrier layer 102 and the lower electrode 108 .
- a material layer 112 may be formed on the upper insulating layer 110 .
- the material layer 112 contains a first transition metal
- the lower electrode 108 contains a second transition metal.
- the first transition metal and the second transition metal may be different from each other.
- the first transition metal and the second transition metal may be respectively selected from the group consisting of Ta, Hf, W and Ti.
- the upper insulating layer 110 and the lower insulating layer 104 may comprise a dielectric material without the first transition metal and/or the second transition metal, respectively, such as an oxide, a nitride, or an oxynitride, such as a silicon oxide (SiO, PETEOS, etc.), a silicon nitride, a silicon oxynitride, etc.
- a patterning method may comprise a lithography etching process.
- An etching method may comprise a dry etching, a wet etching, etc.
- a dielectric film 116 is formed by performing a plasma process to bombard the exposed material layer 112 so that a material of the material layer 112 is transferred to deposit on the lower electrode 108 exposed by the common opening 114 . Since a material of the dielectric film 116 is from at least the material layer 112 as a source, the material layer 112 and the dielectric film 116 have at least a same material, i.e. a same first transition metal.
- a plasma process is performed in an oxygen containing atmosphere.
- This oxygen plasma treatment makes the formed dielectric film 116 comprise an oxide, such as an oxide containing the first transition metal.
- This plasma process using an oxygen containing gas also treats the exposed lower electrode 108 containing the second transition metal, so that an oxide of the second transition metal as a part of the dielectric film 116 is generated on a surface of the lower electrode 108 . Therefore, the dielectric film 116 comprises an oxide of the first transition metal and the second transition metal.
- the dielectric film 116 comprises a lower dielectric layer 116 b and an upper dielectric layer 116 u on the lower dielectric layer 116 b .
- the lower dielectric layer 116 b is a second transition metal containing oxide formed by treating the lower electrode 108 with an oxygen plasma.
- the upper dielectric layer 116 u is a first transition metal containing oxide deposited by treating the material layer 112 with the oxygen plasma.
- a material of the lower dielectric layer 116 b may be different from a material of the upper dielectric layer 116 u.
- the lower insulating layer 104 is a silicon oxide (SiO).
- the upper insulating layer 110 is a silicon oxide formed from PETEOS.
- the barrier layer 102 is TiN.
- the lower electrode 108 is W.
- the material layer 112 is Ti.
- the lower dielectric layer 116 b is a tungsten oxide (WOx), and the upper dielectric layer 116 u is a titanic oxide (TiOx), formed through an oxygen plasma treatment.
- the material layer 112 is a conductive material such as a metal of Ta, Hf, Ti, or W, as the first transition metal.
- the material layer 112 is a first transition metal containing conductive material, such as TiN etc.
- the material layer 112 is a first transition metal containing dielectric material of nitride or oxide, etc., such as HfO2, Ta2O5, TiO2, WO3 etc.
- the material layer 112 is a silicon oxide (SiO2).
- the lower electrode 108 is a conductive material of the second transition metal such as a metal of Ta, Hf, Ti, or W, different from the first transition metal.
- the lower electrode 108 is a second transition metal containing conductive material, such as TiN.
- the dielectric film 116 functioning as a memory layer as a memory structure may comprise TaOx, HfOx, WOx, TiOx, or SiOx, etc.
- the dielectric film 116 having a double layered structure (upper dielectric layer 116 u /lower dielectric layer 116 b ) may comprise designs of TaOx/WOx, HfOx/WOx, TiOx/WOx, WOx/WOy, SiOx/WOx, TiOx/TaOx, HfOx/TaOx, etc.
- a plasma atmosphere may further comprise other gas, such as an inert gas, and a plasma of which would have only bombardment effect and no oxidation effect to a solid material and thus would not result in a deposited part of the dielectric film 116 , according to actual demands.
- an inert gas may comprise helium (He), neon (Ne), argon (Ar), krypton (Kr), xenon (Xe) and/or nitrogen gas, etc.
- a plasma process may have a power of 200W ⁇ 800W, such as about 600W.
- plasma process may have an oxygen flow rate of 100 sccm ⁇ 500 sccm, such as about 400 sccm.
- a bias of the plasma process may be 100 volt ⁇ 200 volt, such as about 100 volt.
- a time of the plasma process may be 10s ⁇ 300s, such as about 60s.
- the present disclosure is not limited thereto. Other suitable parameters may be used according to actual process or apparatus designs.
- the double layered dielectric film 116 formed by the plasma process would have an upper limit for a thickness of about 50 angstroms.
- a range of a thickness of the double layered dielectric film is from 20 to 50 angstroms, such as 30 angstroms.
- characteristics for the double layered dielectric film 116 formed by the plasma process such as a proper thickness and/or material density, and/or a void/hole density due to a plasma process parameter, would result in an improved property for a memory structure, such as a proper trade-off between a forming voltage and a breakdown voltage, or a high forming cycle, etc.
- the memory layer having a thickness smaller than 20 angstroms would have an advantage of low forming voltage, but also have an undesired of low breakdown voltage at the same time.
- the memory layer having a thickness bigger than 50 angstroms would have an advantage of high breakdown voltage, but also have an undesired of high forming voltage at the same time, reducing a forming cycle.
- a good trade-off between electrical characteristics would not be obtained due to an improper thickness range. Effects of process parameter ranges to the electrical characteristics for the memory structure are similar to the above concepts for the thickness.
- an upper electrode 118 is formed on the dielectric film 116 and fills the common opening 114 .
- the upper electrode 118 may be extended on the material layer 112 , and patterned to form a conductive routing.
- the upper electrode 118 may comprise gold (Au), aluminum (Al), copper (Cu), TiN, etc., or other materials having good conductivity.
- FIG. 2A to FIG. 2B illustrate a manufacturing method for a memory structure according to another embodiment, which is different from an embodiment referring to FIG. 1A to FIG. 1D in that the dielectric film is a single layered film.
- Elements in this embodiment are marked with the same or similar symbols with the same or similar elements in the foregoing embodiments, and the same or similar descriptions would not be illustrated in detail.
- a material layer 212 is an oxide material, such as a first transition metal containing dielectric oxide, different from a material of the upper insulating layer 110 , and a plasma process uses only an inert gas. Therefore, a dielectric film 216 as the memory layer is a single layered oxide containing the first transition metal formed by treating the oxide material layer 212 with the inert plasma.
- the lower insulating layer 104 is a silicon oxide (SiO).
- the upper insulating layer 110 is a silicon oxide formed from PETEOS.
- the barrier layer 102 is TiN.
- the lower electrode 108 is W.
- the material layer 212 is HfO2.
- the dielectric film 216 is a single layered film of HfOx formed through the inert plasma treatment.
- the present disclosure is not limited thereto. Any design for the single layered dielectric film 216 as a memory layer of a (resistive) memory structure formed through an inert plasma process may be used.
- the material layer 212 comprises a first transition metal containing dielectric oxide, such as HfO2, Ta2O5, TiO2, WO3, etc.
- the dielectric film 216 may comprise TaOx, HfOx, WOx, TiOx, etc.
- the single layered dielectric film 216 formed by the plasma process would have an upper limit for a thickness of about 50 angstroms.
- a range of a thickness of the single layered dielectric film 216 is from 20 to 50 angstroms, such as 30 angstroms.
- characteristics for the single layered dielectric film 216 formed by the plasma process would result in an improved property for a memory structure, such as a proper trade-off between a forming voltage and a breakdown voltage, or a high forming cycle, etc.
- the upper electrode 118 is formed on the dielectric film 216 and fills a common opening 214 passing through the upper insulating layer 110 and the material layer 212 .
- FIG. 3A to FIG. 3C illustrate a manufacturing method for a memory structure according to yet another embodiment, which is different from an embodiment referring to FIG. 1A to FIG. 1D in that an upper dielectric layer of a double layered dielectric film is deposited from a lower insulating layer as a source.
- the barrier layer 102 may be formed on the side wall and the bottom surface of the cavity 106 of the lower insulating layer 104 .
- the lower electrode 108 may be formed on the barrier layer 102 and fill the cavity 106 .
- an oxygen plasma process may be performed to form a dielectric film 316 comprising a lower dielectric layer 316 b and an upper dielectric layer 316 u.
- the lower dielectric layer 316 b is an oxide containing the second transition metal formed by the oxygen plasma treating the surface of the lower electrode 108 .
- the upper dielectric layer 316 u is an oxide deposited from the lower insulating layer 104 as a source by the plasma treatment.
- the lower electrode 108 is W
- the lower dielectric layer 316 b is a tungsten oxide (WOx).
- the lower insulating layer 104 is a silicon oxide (SiO)
- the upper dielectric layer 316 u is a silicon oxide (SiOx).
- the double layered dielectric film 316 formed by the plasma process has a thickness (a total thickness of the lower dielectric layer 316 b and the upper dielectric layer 316 u ) of 20 to 50 angstroms, and characteristics of which can improve operating properties of the memory structure.
- an upper electrode 318 a may be formed on the dielectric film 316 .
- a conductive routing 318 b may be formed on the upper electrode 318 a.
- the upper electrode 318 a and the conductive routing 318 b may comprise Au, Al, Cu, TiN, etc., or other materials having good conductivity, respectively.
- FIG. 4 and FIG. 5 show electrical characteristics of memory structures of embodiments and comparative examples.
- a lower dielectric layer is a thick WOx film formed from a surface of a W lower electrode by a rapid thermal oxidation process (500° C., 60s); and a material layer is not formed, thus an oxygen plasma directly treating exposed PETEOS upper insulating layer results in a SiOx upper dielectric layer adjoined on the WOx lower dielectric layer.
- a WOx lower dielectric layer and a SiOx upper dielectric layer of a double layered dielectric film are both oxide films formed by an oxygen plasma process (120 Bias, 30mt, 600W, 60s).
- the memory structures of embodiments have higher initial resistance (Rini).
- the lower insulating layer, the barrier layer, the lower electrode, the upper insulating layer, the material layer, the upper electrode, and conductive routing may be formed by chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), sputtering process, or other suitable techniques.
- CVD chemical vapor deposition
- PVD physical vapor deposition
- ALD atomic layer deposition
- sputtering process or other suitable techniques.
- the oxide dielectric film formed by the plasma process can contain at least the first transition metal same with that contained in the material layer, or may further contain the second transition metal same with that contained in the lower electrode.
- the dielectric film formed by the plasma process can have a total thickness of 20 to 50 angstroms, and have characteristics helping improving operating characteristics for the memory structure.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
Abstract
A memory structure and a manufacturing method for the same are disclosed. The memory structure comprises a lower electrode, an upper insulating layer, a material layer, a dielectric film, and an upper electrode. The upper insulating layer is on the lower electrode. The material layer is on the upper insulating layer. The upper insulating layer and the material layer have a common opening to expose a portion of the lower electrode. The dielectric film is on the exposed portion of the lower electrode. The dielectric film and the material layer contain a same first transition metal. The upper electrode is on the dielectric film and fills the common opening.
Description
- Technical Field
- The disclosure relates to a memory structure and a manufacturing method for the same, and particularly to a resistive random-access memory (ReRAM) structure and a manufacturing method for the same.
- Description of the Related Art
- A memory structure such as a nonvolatile semiconductor memory structure is typically designed to securely hold data even when power is lost or removed from the memory structure. Various types of nonvolatile memory structures have been proposed in the related art. Also, manufactures have been looking for new developments or techniques combination for stacking multiple planes of memory cells, so as to achieve greater storage capacity. For example, several types of multi-layer stackable thin-film transistor (TFT) NAND-type flash memory structures have been proposed.
- Resistive random-access memory (RRAM or ReRAM) is a non-volatile memory type. Resistive memories attract much attention due to its simple MIM (Metal-Insulator-Metal) structure and promising scalability. Different forms of ReRAM have been disclosed, based on different dielectric materials, spanning from perovskites to transition metal oxides to chalcogenides. It would be desirable to develop and realize a resistive memory structure with excellent electrical properties.
- The present disclosure relates to a memory structure and a manufacturing method for a memory structure. The memory structure has excellent operating properties.
- According to an embodiment, a memory structure is disclosed. The memory structure comprises a lower electrode, an upper insulating layer, a material layer, a dielectric film, and an upper electrode. The upper insulating layer is on the lower electrode. The material layer is on the upper insulating layer. The upper insulating layer and the material layer have a common opening to expose a portion of the lower electrode. The dielectric film is on the exposed portion of lower electrode. The dielectric film and the material layer contain a same first transition metal. The upper electrode is on the dielectric film and fills the common opening.
- According to another embodiment, a memory structure is disclosed. The memory structure comprises a lower electrode, memory structure and an upper electrode. The dielectric film is on the lower electrode and has a thickness of 20 to 50 angstroms. The dielectric film contains a first transition metal different from a second transition metal contained in the lower electrode. The upper electrode is on the dielectric film.
- According to yet another embodiment, a method for manufacturing a memory structure is disclosed. The method comprises the following steps. An upper insulating layer is formed on a lower electrode. A material layer including a first transition metal is formed on the upper insulating layer. The material layer and the upper insulating layer are patterned to form a common opening to expose a portion of the lower electrode. A dielectric film including the first transition metal is formed by a plasma process over the exposed lower electrode exposed by using the material layer as a source of the first transition metal.
- The above and other embodiments of the disclosure will become better understood with regard to the following detailed description of the non-limiting embodiment(s). The following description is made with reference to the accompanying drawings.
-
FIG. 1A toFIG. 1D illustrate a manufacturing method for a memory structure according to an embodiment. -
FIG. 2A toFIG. 2B illustrate a manufacturing method for a memory structure according to another embodiment. -
FIG. 3A toFIG. 3C illustrate a manufacturing method for a memory structure according to yet another embodiment. -
FIG. 4 andFIG. 5 show electrical characteristics of memory structures of embodiments and comparative examples. - Embodiments for the present disclosure relate to a resistive memory structure and a manufacturing method thereof. According to embodiment, the resistive memory structure having a dielectric film can have excellent operating characteristics.
- The illustrations may not be necessarily be drawn to scale, and there may be other embodiments of the present disclosure which are not specifically illustrated. Thus, the specification and the drawings are to be regard as an illustrative sense rather than a restrictive sense. Moreover, the descriptions disclosed in the embodiments of the disclosure such as detailed construction, manufacturing steps and material selections are for illustration only, not for limiting the scope of protection of the disclosure. The steps and elements in details of the embodiments could be modified or changed according to the actual needs of the practical applications. The disclosure is not limited to the descriptions of the embodiments.
-
FIG. 1A toFIG. 1D illustrate a manufacturing method for a memory structure according to an embodiment. - Referring to
FIG. 1A , abarrier layer 102 may be formed on a side wall and a bottom surface of acavity 106 of a lowerinsulating layer 104. Alower electrode 108 may be formed on thebarrier layer 102 and to fill thecavity 106. An upperinsulating layer 110 may be formed on the lowerinsulating layer 104, thebarrier layer 102 and thelower electrode 108. Amaterial layer 112 may be formed on the upper insulatinglayer 110. - In embodiments, the
material layer 112 contains a first transition metal, and thelower electrode 108 contains a second transition metal. The first transition metal and the second transition metal may be different from each other. The first transition metal and the second transition metal may be respectively selected from the group consisting of Ta, Hf, W and Ti. The upper insulatinglayer 110 and the lower insulatinglayer 104 may comprise a dielectric material without the first transition metal and/or the second transition metal, respectively, such as an oxide, a nitride, or an oxynitride, such as a silicon oxide (SiO, PETEOS, etc.), a silicon nitride, a silicon oxynitride, etc. - Referring to
FIG. 1B , thematerial layer 112 and the upper insulatinglayer 110 are patterned to form acommon opening 114 communicating thematerial layer 112 to the upper insulatinglayer 110 and exposing thelower electrode 108. A patterning method may comprise a lithography etching process. An etching method may comprise a dry etching, a wet etching, etc. - Referring to
FIG. 10 , adielectric film 116 is formed by performing a plasma process to bombard the exposedmaterial layer 112 so that a material of thematerial layer 112 is transferred to deposit on thelower electrode 108 exposed by thecommon opening 114. Since a material of thedielectric film 116 is from at least thematerial layer 112 as a source, thematerial layer 112 and thedielectric film 116 have at least a same material, i.e. a same first transition metal. - In this case, a plasma process is performed in an oxygen containing atmosphere. This oxygen plasma treatment makes the formed
dielectric film 116 comprise an oxide, such as an oxide containing the first transition metal. This plasma process using an oxygen containing gas also treats the exposedlower electrode 108 containing the second transition metal, so that an oxide of the second transition metal as a part of thedielectric film 116 is generated on a surface of thelower electrode 108. Therefore, thedielectric film 116 comprises an oxide of the first transition metal and the second transition metal. - For example, the
dielectric film 116 comprises a lowerdielectric layer 116 b and anupper dielectric layer 116 u on the lowerdielectric layer 116 b. The lowerdielectric layer 116 b is a second transition metal containing oxide formed by treating thelower electrode 108 with an oxygen plasma. Theupper dielectric layer 116 u is a first transition metal containing oxide deposited by treating thematerial layer 112 with the oxygen plasma. A material of the lowerdielectric layer 116 b may be different from a material of theupper dielectric layer 116 u. - In an embodiment, the lower insulating
layer 104 is a silicon oxide (SiO). The upper insulatinglayer 110 is a silicon oxide formed from PETEOS. Thebarrier layer 102 is TiN. Thelower electrode 108 is W. Thematerial layer 112 is Ti. The lowerdielectric layer 116 b is a tungsten oxide (WOx), and theupper dielectric layer 116 u is a titanic oxide (TiOx), formed through an oxygen plasma treatment. - However, the present disclosure is not limited thereto. Any design for the double
layered dielectric film 116 as a memory layer of a (resistive) memory structure formed through an oxygen plasma process may be used. For example, in an embodiment, thematerial layer 112 is a conductive material such as a metal of Ta, Hf, Ti, or W, as the first transition metal. Alternatively, thematerial layer 112 is a first transition metal containing conductive material, such as TiN etc. In an another embodiment, thematerial layer 112 is a first transition metal containing dielectric material of nitride or oxide, etc., such as HfO2, Ta2O5, TiO2, WO3 etc. In yet another embodiment, thematerial layer 112 is a silicon oxide (SiO2). In an embodiment, thelower electrode 108 is a conductive material of the second transition metal such as a metal of Ta, Hf, Ti, or W, different from the first transition metal. In another embodiment, thelower electrode 108 is a second transition metal containing conductive material, such as TiN. - The
dielectric film 116 functioning as a memory layer as a memory structure may comprise TaOx, HfOx, WOx, TiOx, or SiOx, etc. For example, thedielectric film 116 having a double layered structure (upperdielectric layer 116 u/lower dielectric layer 116 b) may comprise designs of TaOx/WOx, HfOx/WOx, TiOx/WOx, WOx/WOy, SiOx/WOx, TiOx/TaOx, HfOx/TaOx, etc. - A plasma atmosphere may further comprise other gas, such as an inert gas, and a plasma of which would have only bombardment effect and no oxidation effect to a solid material and thus would not result in a deposited part of the
dielectric film 116, according to actual demands. For example, an inert gas may comprise helium (He), neon (Ne), argon (Ar), krypton (Kr), xenon (Xe) and/or nitrogen gas, etc. - In an embodiment, a plasma process may have a power of 200W˜800W, such as about 600W. In an embodiment, plasma process may have an oxygen flow rate of 100 sccm˜500 sccm, such as about 400 sccm. In an embodiment, a bias of the plasma process may be 100 volt˜200 volt, such as about 100 volt. In an embodiment, a time of the plasma process may be 10s˜300s, such as about 60s. However, the present disclosure is not limited thereto. Other suitable parameters may be used according to actual process or apparatus designs.
- In embodiments, the double
layered dielectric film 116 formed by the plasma process would have an upper limit for a thickness of about 50 angstroms. In addition, a range of a thickness of the double layered dielectric film (a total thickness of the lowerdielectric layer 116 b and theupper dielectric layer 116 u) is from 20 to 50 angstroms, such as 30 angstroms. - According to embodiments, characteristics for the double
layered dielectric film 116 formed by the plasma process, such as a proper thickness and/or material density, and/or a void/hole density due to a plasma process parameter, would result in an improved property for a memory structure, such as a proper trade-off between a forming voltage and a breakdown voltage, or a high forming cycle, etc. - For example, the memory layer having a thickness smaller than 20 angstroms would have an advantage of low forming voltage, but also have an undesired of low breakdown voltage at the same time. Alternatively, the memory layer having a thickness bigger than 50 angstroms would have an advantage of high breakdown voltage, but also have an undesired of high forming voltage at the same time, reducing a forming cycle. In other words, a good trade-off between electrical characteristics would not be obtained due to an improper thickness range. Effects of process parameter ranges to the electrical characteristics for the memory structure are similar to the above concepts for the thickness.
- Referring to
FIG. 1D , anupper electrode 118 is formed on thedielectric film 116 and fills thecommon opening 114. Theupper electrode 118 may be extended on thematerial layer 112, and patterned to form a conductive routing. Theupper electrode 118 may comprise gold (Au), aluminum (Al), copper (Cu), TiN, etc., or other materials having good conductivity. -
FIG. 2A toFIG. 2B illustrate a manufacturing method for a memory structure according to another embodiment, which is different from an embodiment referring toFIG. 1A toFIG. 1D in that the dielectric film is a single layered film. Elements in this embodiment are marked with the same or similar symbols with the same or similar elements in the foregoing embodiments, and the same or similar descriptions would not be illustrated in detail. - Referring to
FIG. 2A , in this case, amaterial layer 212 is an oxide material, such as a first transition metal containing dielectric oxide, different from a material of the upper insulatinglayer 110, and a plasma process uses only an inert gas. Therefore, adielectric film 216 as the memory layer is a single layered oxide containing the first transition metal formed by treating theoxide material layer 212 with the inert plasma. - In an embodiment, the lower insulating
layer 104 is a silicon oxide (SiO). The upper insulatinglayer 110 is a silicon oxide formed from PETEOS. Thebarrier layer 102 is TiN. Thelower electrode 108 is W. Thematerial layer 212 is HfO2. Thedielectric film 216 is a single layered film of HfOx formed through the inert plasma treatment. - However, the present disclosure is not limited thereto. Any design for the single
layered dielectric film 216 as a memory layer of a (resistive) memory structure formed through an inert plasma process may be used. For example, in an embodiment, thematerial layer 212 comprises a first transition metal containing dielectric oxide, such as HfO2, Ta2O5, TiO2, WO3, etc. Thedielectric film 216 may comprise TaOx, HfOx, WOx, TiOx, etc. - In embodiments, the single
layered dielectric film 216 formed by the plasma process would have an upper limit for a thickness of about 50 angstroms. In addition, a range of a thickness of the singlelayered dielectric film 216 is from 20 to 50 angstroms, such as 30 angstroms. - According to embodiments, characteristics for the single
layered dielectric film 216 formed by the plasma process would result in an improved property for a memory structure, such as a proper trade-off between a forming voltage and a breakdown voltage, or a high forming cycle, etc. - Referring to
FIG. 2B , theupper electrode 118 is formed on thedielectric film 216 and fills acommon opening 214 passing through the upper insulatinglayer 110 and thematerial layer 212. -
FIG. 3A toFIG. 3C illustrate a manufacturing method for a memory structure according to yet another embodiment, which is different from an embodiment referring toFIG. 1A toFIG. 1D in that an upper dielectric layer of a double layered dielectric film is deposited from a lower insulating layer as a source. - Referring to
FIG. 3A , thebarrier layer 102 may be formed on the side wall and the bottom surface of thecavity 106 of the lower insulatinglayer 104. Thelower electrode 108 may be formed on thebarrier layer 102 and fill thecavity 106. - Referring to
FIG. 3B , an oxygen plasma process may be performed to form adielectric film 316 comprising a lowerdielectric layer 316 b and anupper dielectric layer 316 u. The lowerdielectric layer 316 b is an oxide containing the second transition metal formed by the oxygen plasma treating the surface of thelower electrode 108. Theupper dielectric layer 316 u is an oxide deposited from the lower insulatinglayer 104 as a source by the plasma treatment. - In an embodiment, the
lower electrode 108 is W, and the lowerdielectric layer 316 b is a tungsten oxide (WOx). In addition, the lower insulatinglayer 104 is a silicon oxide (SiO), and theupper dielectric layer 316 u is a silicon oxide (SiOx). - In embodiments, the double
layered dielectric film 316 formed by the plasma process has a thickness (a total thickness of the lowerdielectric layer 316 b and theupper dielectric layer 316 u) of 20 to 50 angstroms, and characteristics of which can improve operating properties of the memory structure. - Referring to
FIG. 3C , anupper electrode 318 a may be formed on thedielectric film 316. Aconductive routing 318 b may be formed on theupper electrode 318 a. Theupper electrode 318 a and theconductive routing 318 b may comprise Au, Al, Cu, TiN, etc., or other materials having good conductivity, respectively. -
FIG. 4 andFIG. 5 show electrical characteristics of memory structures of embodiments and comparative examples. In comparative examples, a lower dielectric layer is a thick WOx film formed from a surface of a W lower electrode by a rapid thermal oxidation process (500° C., 60s); and a material layer is not formed, thus an oxygen plasma directly treating exposed PETEOS upper insulating layer results in a SiOx upper dielectric layer adjoined on the WOx lower dielectric layer. In embodiments, a WOx lower dielectric layer and a SiOx upper dielectric layer of a double layered dielectric film are both oxide films formed by an oxygen plasma process (120 Bias, 30mt, 600W, 60s). Compared to the comparative examples, the memory structures of embodiments have higher initial resistance (Rini). - In embodiments, the lower insulating layer, the barrier layer, the lower electrode, the upper insulating layer, the material layer, the upper electrode, and conductive routing may be formed by chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), sputtering process, or other suitable techniques.
- Accordingly, in embodiments, the oxide dielectric film formed by the plasma process can contain at least the first transition metal same with that contained in the material layer, or may further contain the second transition metal same with that contained in the lower electrode. The dielectric film formed by the plasma process can have a total thickness of 20 to 50 angstroms, and have characteristics helping improving operating characteristics for the memory structure.
- While the disclosure has been described by way of example and in terms of the exemplary embodiment(s), it is to be understood that the disclosure is not limited thereto. On the contrary, it is intended to cover various modifications and similar arrangements and procedures, and the scope of the appended claims therefore should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements and procedures.
Claims (14)
1. A memory structure, comprising:
a lower electrode;
an upper insulating layer on the lower electrode;
a material layer on a top surface of the upper insulating layer, wherein the upper insulating layer and the material layer have a common opening to expose a portion of the lower electrode;
a dielectric film on the exposed portion of the lower electrode, wherein the dielectric film and the material layer contain a same first transition metal; and
an upper electrode on the dielectric film and filling the common opening,
wherein the dielectric film comprises:
a lower dielectric layer containing a second transition metal same with a second transition metal contained in the lower electrode, wherein the second transition metal is different from the first transition metal; and
an upper dielectric layer containing the first transition metal and on the lower dielectric layer.
2. The memory structure according to claim 1 , wherein the dielectric film comprises an oxide of the first transition metal.
3. The memory structure according to claim 1 , wherein the dielectric film and the lower electrode contain a same second transition metal different from the first transition metal.
4. The memory structure according to claim 3 , wherein the dielectric film comprises an oxide of the first transition metal and the second transition metal.
5. (canceled)
6. The memory structure according to claim 1 , wherein the upper dielectric layer is an oxide of the first transition metal, the lower dielectric layer is an oxide of the second transition metal.
7. The memory structure according to claim 1 , wherein a material of the lower dielectric layer is different from a material of the upper dielectric layer.
8. The memory structure according to claim 1 , wherein the material layer is a conductive material as the first transition metal.
9. The memory structure according to claim 1 , wherein the material layer is an oxide of the first transition metal.
10. The memory structure according to claim 1 , wherein the dielectric film has a thickness of 20 to 50 angstroms.
11. The memory structure according to claim 1 , wherein the material layer is a conductive material, or the material layer is a dielectric material different from the upper insulating layer.
12. The memory structure according to claim 1 , further comprising a lower insulating layer, wherein the lower electrode is in the lower insulating layer.
13. The memory structure according to claim 1 , wherein the upper insulating layer and the lower insulating layer comprises an oxide without the first transition metal.
14-20. (canceled)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/977,770 US9666797B1 (en) | 2015-12-22 | 2015-12-22 | Memory structure having material layer made from a transition metal on interlayer dielectric |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/977,770 US9666797B1 (en) | 2015-12-22 | 2015-12-22 | Memory structure having material layer made from a transition metal on interlayer dielectric |
Publications (2)
Publication Number | Publication Date |
---|---|
US9666797B1 US9666797B1 (en) | 2017-05-30 |
US20170179384A1 true US20170179384A1 (en) | 2017-06-22 |
Family
ID=58737986
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/977,770 Active US9666797B1 (en) | 2015-12-22 | 2015-12-22 | Memory structure having material layer made from a transition metal on interlayer dielectric |
Country Status (1)
Country | Link |
---|---|
US (1) | US9666797B1 (en) |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4017650B2 (en) * | 2005-12-02 | 2007-12-05 | シャープ株式会社 | Variable resistance element and manufacturing method thereof |
WO2008001712A1 (en) * | 2006-06-26 | 2008-01-03 | Nec Corporation | Switching element, semiconductor device, rewritable logical integrated circuit, and memory element |
US8183553B2 (en) * | 2009-04-10 | 2012-05-22 | Intermolecular, Inc. | Resistive switching memory element including doped silicon electrode |
EP2202816B1 (en) * | 2008-12-24 | 2012-06-20 | Imec | Method for manufacturing a resistive switching memory device |
WO2011058947A1 (en) * | 2009-11-11 | 2011-05-19 | 日本電気株式会社 | Variable resistance element, semiconductor device, and method for forming variable resistance element |
US8686390B2 (en) * | 2009-11-30 | 2014-04-01 | Panasonic Corporation | Nonvolatile memory element having a variable resistance layer whose resistance value changes according to an applied electric signal |
WO2011155210A1 (en) * | 2010-06-10 | 2011-12-15 | パナソニック株式会社 | Non-volatile memory element and non-volatile memory device equipped with same |
US8817524B2 (en) * | 2011-07-29 | 2014-08-26 | Intermolecular, Inc. | Resistive random access memory cells having metal alloy current limiting layers |
-
2015
- 2015-12-22 US US14/977,770 patent/US9666797B1/en active Active
Also Published As
Publication number | Publication date |
---|---|
US9666797B1 (en) | 2017-05-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN106159086B (en) | RRAM device | |
TWI628818B (en) | Method of making a resistive random access memory device | |
CN106252505B (en) | RRAM device and method | |
US9385164B2 (en) | Method of making a resistive random access memory device with metal-doped resistive switching layer | |
US9431609B2 (en) | Oxide film scheme for RRAM structure | |
KR101625761B1 (en) | Rram cell bottom electrode formation | |
CN108123034B (en) | Embedded memory device with composite top electrode | |
US9130167B2 (en) | Method of manufacturing a nonvolatile memory device having a variable resistance element whose resistance value changes reversibly upon application of an electric pulse | |
JP6489951B2 (en) | Manufacturing method of semiconductor device | |
JP5518250B2 (en) | Method for manufacturing nonvolatile memory device | |
JP5340508B1 (en) | Resistance variable nonvolatile memory device and manufacturing method thereof | |
JP5480233B2 (en) | Nonvolatile memory device and manufacturing method thereof | |
WO2009096363A1 (en) | Resistance nonvolatile memory device and method for manufacturing same | |
WO2012162867A1 (en) | Resistive random access memory using electric field enhancement layer and method for manufacturing same | |
US20150364681A1 (en) | Nonvolatile storage device and method of producing the device | |
CN103210491B (en) | The manufacture method of Nonvolatile memory devices | |
US20120112153A1 (en) | Nonvolatile memory device and method of manufacturing the same | |
CN111584711A (en) | RRAM device and method for forming RRAM device | |
US10347833B2 (en) | Resistive random access memory and fabrication method thereof | |
US20130277636A1 (en) | Variable resistance memory device and method for fabricating the same | |
JP2014103326A (en) | Nonvolatile memory element and manufacturing method thereof | |
TWI600150B (en) | Memory structure and manufacturing method for the same | |
US9054305B2 (en) | Nonvolatile memory device and method of manufacturing the same | |
US9666797B1 (en) | Memory structure having material layer made from a transition metal on interlayer dielectric | |
CN113557613A (en) | Nonvolatile memory device and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MACRONIX INTERNATIONAL CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, FENG-MIN;LIN, YU-YU;REEL/FRAME:037347/0102 Effective date: 20151020 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |