US20170103960A1 - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- US20170103960A1 US20170103960A1 US15/173,742 US201615173742A US2017103960A1 US 20170103960 A1 US20170103960 A1 US 20170103960A1 US 201615173742 A US201615173742 A US 201615173742A US 2017103960 A1 US2017103960 A1 US 2017103960A1
- Authority
- US
- United States
- Prior art keywords
- plating
- semiconductor device
- semiconductor
- semiconductor element
- layer film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/492—Bases or plates or solder therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/30—Structure, shape, material or disposition of the layer connectors prior to the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/27011—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature
- H01L2224/27013—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature for holding or confining the layer connector, e.g. solder flow barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
- H01L2224/2746—Plating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29075—Plural core members
- H01L2224/2908—Plural core members being stacked
- H01L2224/29082—Two-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/30—Structure, shape, material or disposition of the layer connectors prior to the connecting process of a plurality of layer connectors
- H01L2224/3001—Structure
- H01L2224/3003—Layer connectors having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
- H01L2224/331—Disposition
- H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/33181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/37099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/40137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83385—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/83444—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/84801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10254—Diamond [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1027—IV
- H01L2924/10272—Silicon Carbide [SiC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/1033—Gallium nitride [GaN]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2924/15717—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400 C and less than 950 C
- H01L2924/15724—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/183—Connection portion, e.g. seal
- H01L2924/18301—Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/36—Material effects
- H01L2924/365—Metallurgical effects
- H01L2924/3656—Formation of Kirkendall voids
Definitions
- the present invention relates to a semiconductor device in which plating is formed on a surface of an aluminum pattern on an insulating substrate and a semiconductor element is joined to the plating.
- semiconductor devices are used as inverters or regenerative converters that control the motors.
- plating is formed on a surface of an aluminum pattern on an insulating substrate and a semiconductor element is bonded to the plating.
- a plating thickness necessary for joining is a minimum on the order of 3 to 5 ⁇ m and the plating thickness is preferably small for reasons related to thermal resistance or the like (e.g., see JP 7-122678 A).
- the present invention has been implemented to solve the above-described problems and it is an object of the present invention to provide a semiconductor device capable of preventing characteristic variations and improving reliability.
- a semiconductor device includes: an insulating substrate; an aluminum pattern made of a pure aluminum or alloy aluminum material and formed on the insulating substrate; a plating formed on a surface of the aluminum pattern; and a semiconductor element joined to the plating, wherein a thickness of the plating is 10 ⁇ m or more.
- the thicknesses of the plating is assumed to be 10 ⁇ m or more. This makes it less likely for the semiconductor element to be affected by the aluminum pattern deformed due to thermal stress. Therefore, it is possible to prevent characteristic variations due to the deformation of the semiconductor element and improve reliability (power cycle life) against destruction of the semiconductor element.
- FIG. 1 is a cross-sectional view illustrating a semiconductor device according to a first embodiment of the present invention.
- FIG. 2 is a diagram illustrating results of measuring hardness of plating.
- FIG. 3 is a diagram illustrating plastic deformation of the aluminum pattern having a conventional plating thickness.
- FIG. 4 is a diagram illustrating plastic deformation of the aluminum pattern having a plating thickness of 10 ⁇ m.
- FIG. 5 is a diagram illustrating a cumulative defect rate vs a power cycle number.
- FIG. 6 is a cross-sectional view illustrating a semiconductor device according to a second embodiment of the present invention.
- FIG. 7 is a cross-sectional view illustrating a semiconductor device according to a third embodiment of the present invention.
- FIG. 8 is a cross-sectional view illustrating a semiconductor device according to a fourth embodiment of the present invention.
- FIG. 9 and FIG. 10 are cross-sectional views illustrating modifications of the semiconductor device according to the fourth embodiment of the present invention.
- FIG. 11 is a cross-sectional view illustrating a semiconductor device according to a fifth embodiment of the present invention.
- FIG. 12 and FIG. 13 are top views illustrating a partially enlarged view of the semiconductor device according to the fifth embodiment of the present invention.
- FIGS. 14 to 17 are cross-sectional views illustrating modifications of the semiconductor device according to the fifth embodiment of the present invention.
- FIG. 1 is a cross-sectional view illustrating a semiconductor device according to a first embodiment of the present invention.
- An aluminum pattern 2 made of a pure aluminum or alloy aluminum material is formed on an insulating substrate 1 .
- Platings 3 a and 3 b are formed on a surface of the aluminum pattern 2 .
- the platings 3 a and 3 b are arranged side by side.
- the platings 3 a and 3 b are nickel platings and have a thickness of 10 ⁇ m or more.
- Semiconductor elements 4 a and 4 b are joined to the platings 3 a and 3 b respectively via solder 5 .
- An electrode 6 is joined to top surfaces of the semiconductor elements 4 a and 4 b via solder 7 .
- the solder 5 and the solder 7 may be of the same composition or different compositions.
- An electrode 8 is joined to the aluminum pattern 2 . The whole this part is sealed with a sealing material 9 such as resin.
- FIG. 2 is a diagram illustrating results of measuring hardness of plating. Table I also shows the measurement results. Indentation depths are expressed in numerical values of an apparatus laser detector.
- the plating thickness is assumed to be 10 ⁇ m, no superiority is observed in a degree of adhesion to the aluminum pattern compared to a case where the plating thickness is 5 ⁇ m and both cases correspond to a fracture mode of the plated part. Moreover, Vickers hardness of the plating surface depends on physical properties of nickel and is not affected by the thickness, and therefore even when the plating thickness is set to 10 ⁇ m, no superiority is observed. On the other hand, when the plating thickness is assumed to be 10 ⁇ m, apparent Vickers hardness including the aluminum pattern becomes approximately 2.5 times. Therefore, it is considered that deformation of plating and deformation of the aluminum pattern can be suppressed by increasing the plating thickness.
- FIG. 3 is a diagram illustrating plastic deformation of the aluminum pattern having a conventional plating thickness.
- FIG. 4 is a diagram illustrating plastic deformation of the aluminum pattern having a plating thickness of 10 ⁇ m. Both are analysis results of simulation of plastic deformation five power cycles later.
- the plating thickness By setting the plating thickness to 10 ⁇ m it is possible to suppress plastic deformation of the aluminum pattern and move a maximum point from a central part to an outside of the semiconductor element. Furthermore, plastic deformation of the plating itself is suppressed and propagation of deformation of the aluminum pattern to the semiconductor element is suppressed.
- FIG. 5 is a diagram illustrating a cumulative defect rate vs a power cycle number. It is observed that a power cycle life improves when the plating thickness is 10 ⁇ m compared to when the plating thickness is 4 ⁇ m.
- the thicknesses of the platings 3 a and 3 b are assumed to be 10 ⁇ m or more. This makes it less likely for the semiconductor elements 4 a and 4 b to be affected by the aluminum pattern 2 deformed due to thermal stress. Therefore, it is possible to prevent characteristic variations due to the deformation of the semiconductor elements 4 a and 4 b and improve reliability (power cycle life) against destruction of the semiconductor elements 4 a and 4 b.
- the surface of the aluminum pattern 2 is preferably subjected to total or partial work hardening through shot peening or the like. This suppresses the deformation of the aluminum pattern 2 itself, and can thereby amplify the effect of the platings 3 a and 3 b.
- FIG. 6 is a cross-sectional view illustrating a semiconductor device according to a second embodiment of the present invention.
- the plating 3 a is a multilayered film including a lower layer film 10 a and an upper layer film 11 a formed on the lower layer film 10 a .
- the plating 3 b is a multilayered film including a lower layer film 10 b and an upper layer film 11 b formed on the lower layer film 10 b .
- the lower layer films 10 a and 10 b are made of nickel or the like which has higher rigidity and less likely to become deformed than the upper layer films 11 a and 11 b .
- the upper layer films 11 a and 11 b are made of gold or the like having higher wettability with respect to the solder 5 than the lower layer films 10 a and 10 b . This makes it possible to keep strength, improve reliability while improving wettability of the solder 5 and reducing voids as well, and thereby also improve assemblability.
- FIG. 7 is a cross-sectional view illustrating a semiconductor device according to a third embodiment of the present invention.
- a semiconductor element 4 a is thinner than a semiconductor element 4 b .
- the plating 3 a is made to be thicker than the plating 3 b .
- the semiconductor elements 4 a and 4 b having different thicknesses such as an IGBT and a diode are mounted, it is possible to cause the top surfaces of the semiconductor elements 4 a and 4 b to have the same height without adjusting the thickness of the solder 5 .
- This makes joining of electrodes to the semiconductor elements 4 a and 4 b easier and improves assemblability.
- the thickness of the solder 5 can be made uniform, it is possible to prevent erroneous mounting and reduce a unit price by purchasing products with the same specification.
- FIG. 8 is a cross-sectional view illustrating a semiconductor device according to a fourth embodiment of the present invention.
- the thicknesses of the platings 3 a and 3 b also change directly below the semiconductor elements 4 a and 4 b . This makes it possible to increase the thicknesses of the platings 3 a and 3 b directly below central parts of the semiconductor elements 4 a and 4 b where deformation increases to thereby suppress the deformation of the semiconductor elements 4 a and 4 b .
- the thickness of the solder 5 at those locations can be reduced, thermal resistance decreases.
- FIG. 9 and FIG. 10 are cross-sectional views illustrating modifications of the semiconductor device according to the fourth embodiment of the present invention.
- the thicknesses of the platings 3 a and 3 b directly below peripheral parts of the semiconductor elements 4 a and 4 b may be increased or as shown in FIG. 10 , the thicknesses of the platings 3 a and 3 b directly below central parts and peripheral parts of the semiconductor elements 4 a and 4 b may be increased.
- locations where thicknesses are to be increased may be changed for each semiconductor element such as directly below a central part of an IGBT, directly below a peripheral part of the diode.
- FIG. 11 is a cross-sectional view illustrating a semiconductor device according to a fifth embodiment of the present invention.
- FIG. 12 and FIG. 13 are top views illustrating a partially enlarged view of the semiconductor device according to the fifth embodiment of the present invention.
- a groove 12 is provided around each of the semiconductor elements 4 a and 4 b on the top surface of the aluminum pattern 2 .
- the groove 12 may be provided in the entire periphery of each of the semiconductor elements 4 a and 4 b or as shown in FIG. 13 , the grooves 12 may be provided in parts of the periphery.
- the groove 12 can suppress deformation from outside the groove 12 of the aluminum pattern 2 .
- the groove 12 can suppress a solder flow and also improve assemblability. Adhesiveness of the sealing material 9 can also be improved.
- FIGS. 14 to 17 are cross-sectional views illustrating modifications of the semiconductor device according to the fifth embodiment of the present invention.
- the cross sectional shape of the groove 12 is rectangular or square, but without being limited to this, similar effects can also be obtained if the cross sectional shape is trapezoidal as shown in FIG. 14 and FIG. 15 , triangular as shown in FIG. 16 or semicircular as shown in FIG. 17 .
- the semiconductor elements 4 a and 4 b are not limited to those formed of silicon, but may also be formed of a wide band gap semiconductor having a wider band gap than silicon.
- the wide band gap semiconductor include silicon carbide, nitride gallium-based material or diamond. This prevents deformation of the semiconductor element even when the semiconductor elements 4 a and 4 b become hot and makes it possible to secure high reliability. Furthermore, since a high withstand voltage and a high maximum allowable current density are obtained, the system can be downsized. Using the downsized semiconductor elements 4 a and 4 b also allows a semiconductor device into which the semiconductor elements 4 a and 4 b are assembled to be downsized.
- the semiconductor elements 4 a and 4 b exhibit high heat resistance, it is possible to downsize radiator fins of a heat sink and substitute a water cooling system by an air cooling system, which allows the semiconductor device to be further downsized. Furthermore, since the semiconductor elements 4 a and 4 b have less power loss and exhibit high efficiency, the semiconductor device can achieve higher efficiency. Both the semiconductor elements 4 a and 4 b are preferably formed of wide band gap semiconductors, but either one may be formed of a wide band gap semiconductor and it is still possible to obtain the effects described in the present embodiment.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Die Bonding (AREA)
Abstract
A semiconductor device includes: an insulating substrate; an aluminum pattern made of a pure aluminum or alloy aluminum material and formed on the insulating substrate; a plating formed on a surface of the aluminum pattern; and a semiconductor element joined to the plating, wherein a thickness of the plating is 10 μm or more.
Description
- Field
- The present invention relates to a semiconductor device in which plating is formed on a surface of an aluminum pattern on an insulating substrate and a semiconductor element is joined to the plating.
- Background
- In automobiles or trains powered by electric motors, semiconductor devices are used as inverters or regenerative converters that control the motors. In such semiconductor devices, plating is formed on a surface of an aluminum pattern on an insulating substrate and a semiconductor element is bonded to the plating. In conventional semiconductor devices, it is believed that a plating thickness necessary for joining is a minimum on the order of 3 to 5 μm and the plating thickness is preferably small for reasons related to thermal resistance or the like (e.g., see JP 7-122678 A).
- When a semiconductor element starts operating and generating heat, thus producing temperature swing, thermal stress is generated since there is a large difference in a coefficient of linear expansion between the aluminum pattern and the insulating substrate. Therefore, the aluminum pattern susceptible to plastic deformation becomes deformed due to the thermal stress. In the case of the conventional plating thickness on the order of 3 to 5 μm, the influence of this deformation is transmitted to the semiconductor element via the plating and solder, and the semiconductor element also becomes deformed. This may cause characteristic variations of the semiconductor element, which may even lead to destruction of the semiconductor element. Special measures may be required since stress applied to the element increases as the semiconductor element becomes thinner.
- The present invention has been implemented to solve the above-described problems and it is an object of the present invention to provide a semiconductor device capable of preventing characteristic variations and improving reliability.
- According to the present invention, a semiconductor device includes: an insulating substrate; an aluminum pattern made of a pure aluminum or alloy aluminum material and formed on the insulating substrate; a plating formed on a surface of the aluminum pattern; and a semiconductor element joined to the plating, wherein a thickness of the plating is 10 μm or more.
- In the present invention, the thicknesses of the plating is assumed to be 10 μm or more. This makes it less likely for the semiconductor element to be affected by the aluminum pattern deformed due to thermal stress. Therefore, it is possible to prevent characteristic variations due to the deformation of the semiconductor element and improve reliability (power cycle life) against destruction of the semiconductor element.
- Other and further objects, features and advantages of the invention will appear more fully from the following description.
-
FIG. 1 is a cross-sectional view illustrating a semiconductor device according to a first embodiment of the present invention. -
FIG. 2 is a diagram illustrating results of measuring hardness of plating. -
FIG. 3 is a diagram illustrating plastic deformation of the aluminum pattern having a conventional plating thickness. -
FIG. 4 is a diagram illustrating plastic deformation of the aluminum pattern having a plating thickness of 10 μm. -
FIG. 5 is a diagram illustrating a cumulative defect rate vs a power cycle number. -
FIG. 6 is a cross-sectional view illustrating a semiconductor device according to a second embodiment of the present invention. -
FIG. 7 is a cross-sectional view illustrating a semiconductor device according to a third embodiment of the present invention. -
FIG. 8 is a cross-sectional view illustrating a semiconductor device according to a fourth embodiment of the present invention. -
FIG. 9 andFIG. 10 are cross-sectional views illustrating modifications of the semiconductor device according to the fourth embodiment of the present invention. -
FIG. 11 is a cross-sectional view illustrating a semiconductor device according to a fifth embodiment of the present invention. -
FIG. 12 andFIG. 13 are top views illustrating a partially enlarged view of the semiconductor device according to the fifth embodiment of the present invention. -
FIGS. 14 to 17 are cross-sectional views illustrating modifications of the semiconductor device according to the fifth embodiment of the present invention. - A semiconductor device according to the embodiments of the present invention will be described with reference to the drawings. The same components will be denoted by the same symbols, and the repeated description thereof may be omitted.
-
FIG. 1 is a cross-sectional view illustrating a semiconductor device according to a first embodiment of the present invention. Analuminum pattern 2 made of a pure aluminum or alloy aluminum material is formed on aninsulating substrate 1.Platings aluminum pattern 2. Theplatings platings -
Semiconductor elements platings solder 5. Anelectrode 6 is joined to top surfaces of thesemiconductor elements solder 7. Thesolder 5 and thesolder 7 may be of the same composition or different compositions. Anelectrode 8 is joined to thealuminum pattern 2. The whole this part is sealed with a sealingmaterial 9 such as resin. -
FIG. 2 is a diagram illustrating results of measuring hardness of plating. Table I also shows the measurement results. Indentation depths are expressed in numerical values of an apparatus laser detector. -
TABLE 1 Test Length of Indentation Hardness Sample load diagonal (μm) depth (μm) (HV) Specification 150 g 40 7 58.2 Specification 250 g 39 7.5 60.0 Specification 350 g 36.5 6.7 67.3 Specification 450 g 25 4 155.6 - When the plating thickness is assumed to be 10 μm, no superiority is observed in a degree of adhesion to the aluminum pattern compared to a case where the plating thickness is 5 μm and both cases correspond to a fracture mode of the plated part. Moreover, Vickers hardness of the plating surface depends on physical properties of nickel and is not affected by the thickness, and therefore even when the plating thickness is set to 10 μm, no superiority is observed. On the other hand, when the plating thickness is assumed to be 10 μm, apparent Vickers hardness including the aluminum pattern becomes approximately 2.5 times. Therefore, it is considered that deformation of plating and deformation of the aluminum pattern can be suppressed by increasing the plating thickness.
-
FIG. 3 is a diagram illustrating plastic deformation of the aluminum pattern having a conventional plating thickness.FIG. 4 is a diagram illustrating plastic deformation of the aluminum pattern having a plating thickness of 10 μm. Both are analysis results of simulation of plastic deformation five power cycles later. By setting the plating thickness to 10 μm it is possible to suppress plastic deformation of the aluminum pattern and move a maximum point from a central part to an outside of the semiconductor element. Furthermore, plastic deformation of the plating itself is suppressed and propagation of deformation of the aluminum pattern to the semiconductor element is suppressed. -
FIG. 5 is a diagram illustrating a cumulative defect rate vs a power cycle number. It is observed that a power cycle life improves when the plating thickness is 10 μm compared to when the plating thickness is 4 μm. - As described above, in the present embodiment, the thicknesses of the
platings semiconductor elements aluminum pattern 2 deformed due to thermal stress. Therefore, it is possible to prevent characteristic variations due to the deformation of thesemiconductor elements semiconductor elements - The surface of the
aluminum pattern 2 is preferably subjected to total or partial work hardening through shot peening or the like. This suppresses the deformation of thealuminum pattern 2 itself, and can thereby amplify the effect of theplatings -
FIG. 6 is a cross-sectional view illustrating a semiconductor device according to a second embodiment of the present invention. In the present embodiment, theplating 3 a is a multilayered film including alower layer film 10 a and anupper layer film 11 a formed on thelower layer film 10 a. Similarly, theplating 3 b is a multilayered film including alower layer film 10 b and an upper layer film 11 b formed on thelower layer film 10 b. Thelower layer films upper layer films 11 a and 11 b. Theupper layer films 11 a and 11 b are made of gold or the like having higher wettability with respect to thesolder 5 than thelower layer films solder 5 and reducing voids as well, and thereby also improve assemblability. -
FIG. 7 is a cross-sectional view illustrating a semiconductor device according to a third embodiment of the present invention. In the present embodiment, asemiconductor element 4 a is thinner than asemiconductor element 4 b. Thus, theplating 3 a is made to be thicker than theplating 3 b. In this way, when thesemiconductor elements semiconductor elements solder 5. This makes joining of electrodes to thesemiconductor elements solder 5 can be made uniform, it is possible to prevent erroneous mounting and reduce a unit price by purchasing products with the same specification. -
FIG. 8 is a cross-sectional view illustrating a semiconductor device according to a fourth embodiment of the present invention. In the present embodiment, the thicknesses of theplatings semiconductor elements platings semiconductor elements semiconductor elements solder 5 at those locations can be reduced, thermal resistance decreases. -
FIG. 9 andFIG. 10 are cross-sectional views illustrating modifications of the semiconductor device according to the fourth embodiment of the present invention. As shown inFIG. 9 , the thicknesses of theplatings semiconductor elements FIG. 10 , the thicknesses of theplatings semiconductor elements -
FIG. 11 is a cross-sectional view illustrating a semiconductor device according to a fifth embodiment of the present invention.FIG. 12 andFIG. 13 are top views illustrating a partially enlarged view of the semiconductor device according to the fifth embodiment of the present invention. Agroove 12 is provided around each of thesemiconductor elements aluminum pattern 2. As shown inFIG. 12 , thegroove 12 may be provided in the entire periphery of each of thesemiconductor elements FIG. 13 , thegrooves 12 may be provided in parts of the periphery. In this way, thegroove 12 can suppress deformation from outside thegroove 12 of thealuminum pattern 2. Furthermore, thegroove 12 can suppress a solder flow and also improve assemblability. Adhesiveness of the sealingmaterial 9 can also be improved. -
FIGS. 14 to 17 are cross-sectional views illustrating modifications of the semiconductor device according to the fifth embodiment of the present invention. According toFIG. 1 , the cross sectional shape of thegroove 12 is rectangular or square, but without being limited to this, similar effects can also be obtained if the cross sectional shape is trapezoidal as shown inFIG. 14 andFIG. 15 , triangular as shown inFIG. 16 or semicircular as shown inFIG. 17 . - Note that the
semiconductor elements semiconductor elements semiconductor elements semiconductor elements semiconductor elements semiconductor elements semiconductor elements - Obviously many modifications and variations of the present invention are possible in the light of the above teachings. It is therefore to be understood that within the scope of the appended claims the invention may be practiced otherwise than as specifically described.
- The entire disclosure of Japanese Patent Application No. 2015-201381, filed on Oct. 9, 2015 including specification, claims, drawings and summary, on which the Convention priority of the present application is based, is incorporated herein by reference in its entirety.
Claims (7)
1. A semiconductor device comprising:
an insulating substrate;
an aluminum pattern made of a pure aluminum or alloy aluminum material and formed on the insulating substrate;
a plating formed on a surface of the aluminum pattern; and
a semiconductor element joined to the plating,
wherein a thickness of the plating is 10 μm or more.
2. The semiconductor device of claim 1 , further comprising a solder joining the semiconductor element to the plating,
wherein the plating includes a lower layer film and an upper layer film formed on the lower layer film,
the lower layer film has higher rigidity than the upper layer film, and
the upper layer film has higher wettability with respect to the solder than the lower layer film.
3. The semiconductor device of claim 1 , wherein the plating includes first and second platings arranged side by side,
the semiconductor element includes first and second semiconductor elements joined to the first and second platings respectively,
the first semiconductor element is thinner than the second semiconductor element, and
the first plating is thicker than the second plating.
4. The semiconductor device of claim 1 , wherein a thickness of the plating changes directly below the semiconductor element.
5. The semiconductor device of claim 1 , wherein a groove is provided in a periphery of the semiconductor element or in part of the periphery on a top surface of the aluminum pattern.
6. The semiconductor device of claim 1 , wherein the surface of the aluminum pattern is subjected to total or partial work hardening.
7. The semiconductor device of claim 1 , wherein the semiconductor element is formed of a wide band gap semiconductor.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/107,966 US10658324B2 (en) | 2015-10-09 | 2018-08-21 | Semiconductor device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015201381A JP6418126B2 (en) | 2015-10-09 | 2015-10-09 | Semiconductor device |
JP2015-201381 | 2015-10-09 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/107,966 Division US10658324B2 (en) | 2015-10-09 | 2018-08-21 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20170103960A1 true US20170103960A1 (en) | 2017-04-13 |
Family
ID=58405930
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/173,742 Abandoned US20170103960A1 (en) | 2015-10-09 | 2016-06-06 | Semiconductor device |
US16/107,966 Active US10658324B2 (en) | 2015-10-09 | 2018-08-21 | Semiconductor device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/107,966 Active US10658324B2 (en) | 2015-10-09 | 2018-08-21 | Semiconductor device |
Country Status (4)
Country | Link |
---|---|
US (2) | US20170103960A1 (en) |
JP (1) | JP6418126B2 (en) |
CN (1) | CN107104080A (en) |
DE (1) | DE102016214155B4 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11257768B2 (en) * | 2017-12-13 | 2022-02-22 | Mitsubishi Electric Corporation | Semiconductor device and power conversion device |
EP3936332A4 (en) * | 2019-03-08 | 2022-11-16 | Kyocera Corporation | Assembly and light-source device |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11444036B2 (en) * | 2018-07-18 | 2022-09-13 | Delta Electronics (Shanghai) Co., Ltd. | Power module assembly |
JP7147502B2 (en) * | 2018-11-19 | 2022-10-05 | 三菱電機株式会社 | Semiconductor device, power conversion device, and method for manufacturing semiconductor device |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7535092B2 (en) * | 2005-02-28 | 2009-05-19 | Hitachi, Ltd. | Si power device mounted on a substrate including arrangements to prevent damage to connection layers due to heat treatment |
US20090229864A1 (en) * | 2005-09-15 | 2009-09-17 | Mitsubishi Materials Corporation | Insulating circuit board and insulating circuit board having cooling sink |
US20100109016A1 (en) * | 2007-04-17 | 2010-05-06 | Toyota Jidosha Kabushiki Kaisha | Power semiconductor module |
US20150208496A1 (en) * | 2012-02-01 | 2015-07-23 | Mitsubishi Materials Corporation | Power module substrate, power module substrate with heat sink, power module, method of manufacturing power module substrate, and copper member-bonding paste |
US20160190085A1 (en) * | 2014-12-25 | 2016-06-30 | Toyota Jidosha Kabushiki Kaisha | Manufacturing method of semiconductor module |
US20160300809A1 (en) * | 2013-11-20 | 2016-10-13 | Hitachi, Ltd. | Lead-Free Solder Alloy and Semiconductor Device |
US20170200687A1 (en) * | 2013-11-18 | 2017-07-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for Forming Post-Passivation Interconnect Structure |
Family Cites Families (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3406528A1 (en) * | 1984-02-23 | 1985-08-29 | Brown, Boveri & Cie Ag, 6800 Mannheim | PERFORMANCE SEMICONDUCTOR MODULE |
JP3018554B2 (en) * | 1991-04-25 | 2000-03-13 | 株式会社日立製作所 | Semiconductor module and method of manufacturing the same |
JPH07122678A (en) | 1993-10-21 | 1995-05-12 | Ngk Spark Plug Co Ltd | Semiconductor ceramic package |
US5757620A (en) * | 1994-12-05 | 1998-05-26 | International Business Machines Corporation | Apparatus for cooling of chips using blind holes with customized depth |
US5604978A (en) * | 1994-12-05 | 1997-02-25 | International Business Machines Corporation | Method for cooling of chips using a plurality of materials |
JP3617306B2 (en) * | 1998-04-15 | 2005-02-02 | 株式会社日立製作所 | Pressurized contact semiconductor device and converter using the same |
US6703707B1 (en) * | 1999-11-24 | 2004-03-09 | Denso Corporation | Semiconductor device having radiation structure |
DE10103294C1 (en) * | 2001-01-25 | 2002-10-31 | Siemens Ag | Carrier with a metal surface and at least one chip arranged thereon, in particular power semiconductors |
US7023699B2 (en) * | 2002-06-10 | 2006-04-04 | Visteon Global Technologies, Inc. | Liquid cooled metal thermal stack for high-power dies |
JP2004119944A (en) | 2002-09-30 | 2004-04-15 | Toyota Industries Corp | Semiconductor module and mounting substrate |
JP2004146512A (en) | 2002-10-23 | 2004-05-20 | Toyota Motor Corp | Semiconductor device and its manufacturing method |
JP3971296B2 (en) | 2002-12-27 | 2007-09-05 | Dowaホールディングス株式会社 | Metal-ceramic bonding substrate and manufacturing method thereof |
JP2005183448A (en) | 2003-12-16 | 2005-07-07 | Ngk Spark Plug Co Ltd | Wiring board with heatsink |
JP4256282B2 (en) | 2004-02-25 | 2009-04-22 | 日本特殊陶業株式会社 | Heat sink material manufacturing method and heat sink ceramic package |
US7193318B2 (en) * | 2004-08-18 | 2007-03-20 | International Business Machines Corporation | Multiple power density chip structure |
JP2008124430A (en) * | 2006-10-18 | 2008-05-29 | Hitachi Ltd | Power semiconductor module |
CN101179066B (en) * | 2006-11-10 | 2010-05-12 | 全懋精密科技股份有限公司 | Chip embedding bury type packaging structure |
JP4994173B2 (en) * | 2007-09-27 | 2012-08-08 | 京セラ株式会社 | Electronic components |
JP4958735B2 (en) * | 2007-11-01 | 2012-06-20 | 株式会社日立製作所 | Power semiconductor module manufacturing method, power semiconductor module manufacturing apparatus, power semiconductor module, and joining method |
JP2010251457A (en) | 2009-04-14 | 2010-11-04 | Nissan Motor Co Ltd | Semiconductor device and method of manufacturing the same |
JP2013145932A (en) * | 2010-05-07 | 2013-07-25 | Murata Mfg Co Ltd | Surface acoustic wave device and manufacturing method therefor |
EP2579351A4 (en) | 2010-05-07 | 2014-03-12 | Panasonic Corp | Organic el display panel and method for producing same |
WO2013065230A1 (en) | 2011-11-04 | 2013-05-10 | パナソニック株式会社 | Semiconductor device and manufacturing method thereof |
JP6031784B2 (en) * | 2012-03-12 | 2016-11-24 | 三菱マテリアル株式会社 | Power module substrate and manufacturing method thereof |
KR101998340B1 (en) | 2012-07-18 | 2019-07-09 | 삼성전자주식회사 | Power Device Module and Method of fabricating the same |
US8941208B2 (en) * | 2012-07-30 | 2015-01-27 | General Electric Company | Reliable surface mount integrated power module |
JP2014093365A (en) * | 2012-11-01 | 2014-05-19 | Toyota Industries Corp | Semiconductor device |
KR102154369B1 (en) | 2012-12-25 | 2020-09-09 | 미쓰비시 마테리알 가부시키가이샤 | Power module |
JP5907861B2 (en) * | 2012-12-26 | 2016-04-26 | 株式会社 日立パワーデバイス | Semiconductor module and method for manufacturing semiconductor module |
US8987876B2 (en) * | 2013-03-14 | 2015-03-24 | General Electric Company | Power overlay structure and method of making same |
JP2014187088A (en) | 2013-03-22 | 2014-10-02 | Toshiba Corp | Method for manufacturing power semiconductor device and power semiconductor device |
JP2014216459A (en) * | 2013-04-25 | 2014-11-17 | 三菱電機株式会社 | Semiconductor device |
JP6230471B2 (en) | 2014-04-09 | 2017-11-15 | ホシデン株式会社 | connector |
US9960145B2 (en) * | 2015-03-25 | 2018-05-01 | Qorvo Us, Inc. | Flip chip module with enhanced properties |
US9443792B1 (en) * | 2015-10-31 | 2016-09-13 | Ixys Corporation | Bridging DMB structure for wire bonding in a power semiconductor device module |
US10163860B2 (en) * | 2016-07-29 | 2018-12-25 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor package structure |
KR20180038597A (en) * | 2016-10-06 | 2018-04-17 | 현대자동차주식회사 | Double-side cooling type power module and producing method thereof |
US9953917B1 (en) * | 2016-12-12 | 2018-04-24 | General Electric Company | Electronics package with embedded through-connect and resistor structure and method of manufacturing thereof |
US9953913B1 (en) * | 2016-12-12 | 2018-04-24 | General Electric Company | Electronics package with embedded through-connect structure and method of manufacturing thereof |
US10163858B1 (en) * | 2017-10-26 | 2018-12-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor packages and manufacturing methods thereof |
-
2015
- 2015-10-09 JP JP2015201381A patent/JP6418126B2/en active Active
-
2016
- 2016-06-06 US US15/173,742 patent/US20170103960A1/en not_active Abandoned
- 2016-08-01 DE DE102016214155.4A patent/DE102016214155B4/en active Active
- 2016-10-09 CN CN201610881663.8A patent/CN107104080A/en active Pending
-
2018
- 2018-08-21 US US16/107,966 patent/US10658324B2/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7535092B2 (en) * | 2005-02-28 | 2009-05-19 | Hitachi, Ltd. | Si power device mounted on a substrate including arrangements to prevent damage to connection layers due to heat treatment |
US20090229864A1 (en) * | 2005-09-15 | 2009-09-17 | Mitsubishi Materials Corporation | Insulating circuit board and insulating circuit board having cooling sink |
US20100109016A1 (en) * | 2007-04-17 | 2010-05-06 | Toyota Jidosha Kabushiki Kaisha | Power semiconductor module |
US20150208496A1 (en) * | 2012-02-01 | 2015-07-23 | Mitsubishi Materials Corporation | Power module substrate, power module substrate with heat sink, power module, method of manufacturing power module substrate, and copper member-bonding paste |
US20170200687A1 (en) * | 2013-11-18 | 2017-07-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for Forming Post-Passivation Interconnect Structure |
US20160300809A1 (en) * | 2013-11-20 | 2016-10-13 | Hitachi, Ltd. | Lead-Free Solder Alloy and Semiconductor Device |
US20160190085A1 (en) * | 2014-12-25 | 2016-06-30 | Toyota Jidosha Kabushiki Kaisha | Manufacturing method of semiconductor module |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11257768B2 (en) * | 2017-12-13 | 2022-02-22 | Mitsubishi Electric Corporation | Semiconductor device and power conversion device |
EP3936332A4 (en) * | 2019-03-08 | 2022-11-16 | Kyocera Corporation | Assembly and light-source device |
Also Published As
Publication number | Publication date |
---|---|
JP6418126B2 (en) | 2018-11-07 |
DE102016214155A1 (en) | 2017-04-13 |
DE102016214155B4 (en) | 2023-10-26 |
CN107104080A (en) | 2017-08-29 |
US20180358319A1 (en) | 2018-12-13 |
US10658324B2 (en) | 2020-05-19 |
JP2017073529A (en) | 2017-04-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10658324B2 (en) | Semiconductor device | |
US10211122B2 (en) | Semiconductor module including a case and base board | |
JP6199397B2 (en) | Semiconductor device and manufacturing method thereof | |
JP5472498B2 (en) | Power module manufacturing method | |
JP6576108B2 (en) | Power semiconductor device | |
JP2013021254A (en) | Semiconductor device and manufacturing method of the same | |
JP2008041752A (en) | Semiconductor module, and radiation board for it | |
US9978664B2 (en) | Semiconductor module | |
JP2011216564A (en) | Power module and method of manufacturing the same | |
JP6745901B2 (en) | Semiconductor device | |
JP5370460B2 (en) | Semiconductor module | |
US20200194324A1 (en) | Power semiconductor device and method of manufacturing power semiconductor device | |
JP2019067801A (en) | Power module with heat dissipation component | |
JP7405806B2 (en) | power module | |
JP2012164697A (en) | Power module for electric power, and semiconductor device for electric power | |
JP2019016686A (en) | Semiconductor module | |
JP2006004961A (en) | Semiconductor module | |
JP5240021B2 (en) | Semiconductor device and manufacturing method thereof | |
JP5761280B2 (en) | Semiconductor package and manufacturing method thereof | |
JP2012227337A (en) | Semiconductor device | |
JP6743439B2 (en) | Semiconductor device and method of manufacturing semiconductor device | |
JP6922674B2 (en) | Semiconductor device | |
JP2016134547A (en) | Semiconductor device | |
JP6874628B2 (en) | Semiconductor device | |
JP2010219215A (en) | Heat dissipation structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MITSUBISHI ELECTRIC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MURATA, DAISUKE;IMOTO, YUJI;REEL/FRAME:038810/0251 Effective date: 20160427 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |