US20170077118A1 - Structure and method of operation for improved gate capacity for 3d nor flash memory - Google Patents
Structure and method of operation for improved gate capacity for 3d nor flash memory Download PDFInfo
- Publication number
- US20170077118A1 US20170077118A1 US14/854,383 US201514854383A US2017077118A1 US 20170077118 A1 US20170077118 A1 US 20170077118A1 US 201514854383 A US201514854383 A US 201514854383A US 2017077118 A1 US2017077118 A1 US 2017077118A1
- Authority
- US
- United States
- Prior art keywords
- conductive layer
- layer
- memory cell
- memory
- dimensional memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 13
- 230000005764 inhibitory process Effects 0.000 claims description 11
- 238000002347 injection Methods 0.000 claims description 11
- 239000007924 injection Substances 0.000 claims description 11
- 238000000151 deposition Methods 0.000 claims description 7
- 238000004519 manufacturing process Methods 0.000 claims description 5
- 150000004767 nitrides Chemical class 0.000 claims description 5
- 239000002784 hot electron Substances 0.000 claims description 4
- 230000004044 response Effects 0.000 claims description 4
- 238000003860 storage Methods 0.000 claims description 4
- 230000015572 biosynthetic process Effects 0.000 claims 2
- 238000003491 array Methods 0.000 abstract 1
- 239000004065 semiconductor Substances 0.000 description 15
- 239000011159 matrix material Substances 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 239000000463 material Substances 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 230000006870 function Effects 0.000 description 5
- 239000000758 substrate Substances 0.000 description 5
- 230000008569 process Effects 0.000 description 4
- 239000004020 conductor Substances 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- 101150096622 Smr2 gene Proteins 0.000 description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical class [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical class [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 230000005641 tunneling Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
Images
Classifications
-
- H01L27/11582—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
- H01L29/7926—Vertical transistors, i.e. transistors having source and drain not in the same horizontal plane
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/102—External programming circuits, e.g. EPROM programmers; In-circuit programming or reprogramming; EPROM emulators
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
-
- H01L27/1157—
-
- H01L27/11573—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/10—EEPROM devices comprising charge-trapping gate insulators characterised by the top-view layout
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
- H10B43/35—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region with cell select transistors, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/40—EEPROM devices comprising charge-trapping gate insulators characterised by the peripheral circuit region
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
- G11C16/16—Circuits for erasing electrically, e.g. erase voltage switching circuits for erasing blocks, e.g. arrays, words, groups
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
Definitions
- Embodiments of the present invention relate generally to a semiconductor device, in particular, a three dimensional memory for improved gate capacity.
- Non-volatile semiconductor devices are typically classified as either volatile semiconductor devices, which require power to maintain storage of data, or non-volatile semiconductor devices, which can retain data even upon removal of a power source.
- An example non-volatile semiconductor device is a flash memory device, which generally includes a matrix of memory cells arranged in rows and columns. Each memory cell in the matrix includes a transistor structure having a gate, a drain, a source, and a channel defined between the drain and the source. Each memory cell is located at an intersection between a word line and a bit line, wherein the gate is connected to the word line, the drain is connected to the bit line, and the source is connected to a source line, which in turn is connected to common ground.
- the gate of a conventional flash memory cell generally comprises a dual-gate structure, including a control gate and a floating gate, wherein the floating gate is suspended between two oxide layers to trap electrons that program the cell.
- Flash memory devices may in turn be classified as NOR or NAND flash memory devices.
- NOR flash memory typically offers faster program and read speeds whereby each cell connects to ground at one end and connects to the bit line at the other end.
- NOR and NAND flash take a 2D form by which the memory cells are created in a two dimensional array on a silicon substrate.
- the 2D architecture has demonstrated limitations, such as the scaling limitations encountered due to the process and device restrictions. Therefore, a 3D architecture, which stacks cells on top of each other, has been developed with respect to 3D NAND flash offering faster program and erase. Accordingly, there is a need in the art to increase the scalability of performance of read operations and maximize the data capacity properties of 3D NOR devices.
- Embodiments of the present invention provide semiconductor devices, in particular, a gate structure for improved capacity, such as for 3D NOR flash memory.
- a three-dimensional memory cell comprises a first conductive layer and a third conductive layer.
- the third conductive layer is spaced apart from the first conductive layer.
- the three-dimensional memory cell further comprises a channel conductive layer.
- the channel conductive layer connects the first conductive layer and the third conductive layer.
- the channel conductive layer, first conductive layer, and third conductive layer form an opening having internal surfaces.
- a dielectric layer is disposed long the internal surfaces of the opening surrounded by the first conductive layer, the channel conductive layer, and the third conductive layer.
- the three-dimensional memory cell further comprises a second conductive layer interposed and substantially filling a remaining open portion formed by the dielectric layer.
- the first conductive layer, the dielectric layer, and the second conductive layer are configured to form a staircase structure.
- an apparatus for improving gate capacity of a nonvolatile memory device comprises a three-dimensional memory array.
- the memory array comprises a plurality of memory strings.
- Each of the plurality of memory strings comprises (a) a plurality of memory cells and (b) an end connected to a channel line.
- Each memory cell has (a) a first end connected to a bit line, (b) a second end connected to a source line, and (c) a third end connected to a word line.
- Each pair of adjacent memory cells shares one of a bit line and a source line.
- a method for fabricating a string of memory cells for a three-dimensional memory array comprises providing a layered structure, the layered structure comprising a cap layer, one or more third conductive layers, one or more sacrificial layers, one or more first conductive layers, and an insulating layer; forming a hole through a plurality of layers of the layered structure; depositing a channel conductive layer within the hole; removing at least one of the one or more sacrificial layers to providing one or more openings, each opening having internal surfaces; depositing a dielectric layer along the internal surfaces of each opening, resulting in a remaining opening; depositing a second conductive layer within the remaining opening, the second conductive layer substantially filling the remaining opening, wherein the first conductive layer, second conductive layer, third conductive layer, dielectric layer, and insulating layer are configured to form a staircase structure.
- FIG. 1A illustrates a cross section of a string of memory cells of a three dimensional memory according to an embodiment of the invention
- FIG. 1B illustrates a staircase view of a string of memory cells, according to an embodiment of the invention
- FIG. 1C illustrates a top view of memory cells in a matrix according to an embodiment of the invention
- FIG. 2A illustrates an algorithm according to an embodiment of the invention
- FIG. 2B illustrates an algorithm according to an embodiment of the invention
- FIG. 2C-D illustrates-program algorithms according to an embodiment of the invention
- FIG. 2E-F illustrates read algorithms according to an embodiment of the invention
- FIG. 2G-H illustrates erase algorithms according to an embodiment of the invention
- FIGS. 3A-3F illustrate cross sections of some of the steps of forming a string of memory cells, according to an embodiment of the invention.
- FIG. 4 is a flowchart illustrating a process for fabricating a string of memory cells according to an embodiment of the invention.
- a string of memory cells refers to a component of a semiconductor device, such as a memory device.
- memory devices include flash memory devices (e.g., a NOR flash memory device).
- EPROM Erasable programmable read-only memory
- EEPROM electrically erasable read-only memory
- the string of memory cells of the invention may be a structure portion of a three dimensional memory array and/or device or a sub-assembly of a component or components of such three dimensional memory structures.
- Non-volatile memory device refers to a semiconductor device which is able to store information even when the supply of electricity is removed.
- Non-volatile memory includes, without limitation, Mask Read-Only Memory, Programmable Read-Only Memory, Erasable Programmable Read-Only Memory, Electrically Erasable Programmable Read-Only Memory, and Flash Memory, such as NAND and NOR flash memory.
- a “substrate” may include any underlying material or materials upon which a device, a circuit, an epitaxial layer, or a semiconductor may be formed. Generally, a substrate may be used to define the layer or layers that underlie a semiconductor device or even forms the base layer of a semiconductor device. The substrate may include one or any combination of silicon, doped silicon, germanium, silicon germanium, semiconductor compounds, or other semiconductor materials.
- the string of memory cells of the three dimensional memory of the invention and methods of manufacturing such devices results in a string of memory cells that improves capacity; thereby, provides improving the scalability of such memory structures, such as for 3D NOR flash memory. In turn, such scaling reduces or eliminates the extent of current leakage that may be experienced by three dimensional memory.
- the invention provides a string of memory cells of a three dimensional memory (e.g., a nonvolatile memory device such as a 3D NOR flash memory device) and methods of manufacturing such devices that provides scalable high density three dimensional memory configured for random access.
- FIG. 1A illustrates a cross section of a string of memory cells 100 comprising a common source line, word line, and bit line according to an embodiment of the invention.
- the string of memory cells 100 comprises the memory cells C 1 , C 2 , and C 3 .
- the string of memory cells 100 comprises a cap layer 5 , one or more third conductive layers 65 , one or more dielectric layers 45 , one or more second conductive layers 60 , one or more first conductive layers 20 , and an insulating layer 10 .
- the string of memory cells 100 may further comprise a channel conductive layer 40 .
- the cap layer 5 and/or the insulating layer 10 are configured to enclose the string of memory cells therebetween.
- the cap layer 5 may cap one end of the string of memory cells 100 and the insulating layer may isolate the cells of the memory string 100 from the metal routing of the three-dimensional memory assembly/array/device.
- the cap layer 5 may be and/or act as a substrate.
- the cap layer 5 may be made of oxide, silicon, doped silicon, germanium, silicon germanium, semiconductor compounds, or other semiconductor materials.
- the insulating layer 10 may be an oxide layer, in various embodiments.
- the first conductive layers 20 may each correspond to a common source line.
- the second conductive layers 60 may each correspond to one or more word lines.
- the second conductive layer 60 may be configured to correspond to (e.g., include) a plurality of word lines up to an order of N word lines.
- the third conductive layers 65 may each correspond to a bit line.
- Each memory cell in the matrix includes a transistor structure having a gate, a drain, a source, and a channel defined between the drain and the source. The gate may be connected to the word line, the drain may be connected to the bit line, and the source may be connected to a source line, which in turn may be connected to common ground.
- Each of the first conductive layers 20 , second conductive layers 60 , and third conductive layers 65 may be made of n+poly, poly-silicon layer, metal, or other conductive material.
- the dielectric layer 45 comprises at least one of a block layer, storage layer, or tunnel layer.
- the dielectric layer 45 may comprise an oxide/nitride/oxide (ONO) layer such that the block layer may correspond to the oxide layer, the storage layer may correspond to the nitride layer, and the tunnel layer may correspond to the oxide layer as described herein.
- the dielectric layer 45 is formed by replacement.
- the string of memory cells comprises several memory cells.
- the cell C 1 comprises a first conductive layer 20 , a dielectric layer 45 , a second conductive layer 60 , and a third conductive layer 65 .
- the first conductive layer 20 referred as one common source line (e.g., CS 1 ).
- the second conductive layer 60 may be referred to as a word line.
- the third conductive layer 65 may be referred to as a bit line.
- the cell C 2 comprises a third conductive layer 65 , a dielectric layer 45 , a second conductive layer 60 , and a first conductive layer 20 .
- the first conductive layer 20 referred as one common source line (e.g., CS 1 ).
- the second conductive layer 60 may be referred to as a word line.
- the third conductive layer 65 may be referred to as a bit line.
- the cell C 1 and the cell C 2 shares the same third conductive layer 65 (e.g., have a common bit line).
- the cell C 2 and the cell C 3 shares a same common source line (e.g., CS 1 ) 20 .
- FIG. 1B illustrates a staircase view of a string of memory cells according to an embodiment of the invention.
- the first conductive layer 20 , the dielectric layer 45 , the second conductive layer 60 , and the third conductive layer 65 are structured in a staircase of a memory cell C 1 Likewise, the memory cell C 2 has similar staircase structure as cell C 1 and shares a same bit line 65 .
- FIG. 1C illustrates a top view of memory cells in a matrix according to an embodiment of the invention.
- the memory cells in the matrix comprises a plurality of memory strings 100 .
- the memory cells in the matrix e.g., a non-volatile memory device
- the memory cells in the matrix comprises a plurality of word lines (of which WL 1 , WL 2 , WL 3 , and WL 4 are illustrated) that intersect a plurality of bit lines (e.g., BL 1 ).
- a memory cell is located at each intersecting point of a word line and a bit line.
- the memory cells in the matrix comprises a plurality of common source lines (of which CS 1 and CS 2 are illustrated) that also intersect a plurality of bit lines (e.g., BL 1 ).
- CS 1 and CS 2 are illustrated
- bit lines e.g., BL 1
- the layers as described above, for example, are further depicted in staircase 202 as described herein with reference to FIG. 1B .
- a plurality of memory strings 100 may be combined into a three-dimensional memory array.
- the three-dimensional memory array may be a part of a nonvolatile memory device for improving gate capacity.
- Each of the memory strings comprises a plurality of memory cells (e.g., C 1 , C 2 , C 3 ).
- Each memory string is operatively attached to a channel line 150 , as shown in FIGS. 2A-2H via the channel conductive layer 40 .
- Each of the memory cells has a first end/terminal/electrode operatively connected to a bit line.
- cell C 1 may be attached to a bit line 130 via a bit line end/terminal/electrode comprising at least a portion of the third conductive layer 65 .
- Each of the memory cells has a second end/terminal/electrode operatively connected to a source line.
- C 1 may be attached to a common source line 140 , 142 via a source line end/terminal/electrode comprising at least a portion of the first conductive layer 20 .
- each memory cell has a third end/terminal/electrode operatively connected to a word line.
- cell C 1 may be attached to word line WL 1 via a word line end/terminal/electrode comprising at least a portion of the second conductive layer 60 .
- each pair of adjacent memory cells shares one of a bit line and a source line.
- cells C 1 and C 2 share the same third conductive layer 65 and therefore share a bit line 130 due to their shared bit line end/terminal/electrode.
- cells C 2 and C 3 share the same first conductive layer 20 and therefore share a source line 140 , 142 due to their shared source line end/terminal/electrode.
- FIG. 2A illustrates an algorithm according to an embodiment of the invention.
- a multi-dimensional memory array 1000 comprises a plurality of memory strings 110 .
- each memory string 110 is structured in the same manner as the memory string 100 shown in FIGS. 1A-1C .
- the memory strings 110 may each have more of fewer memory cells than the string of memory cells 100 (e.g., each memory string 110 may comprise more of fewer than three memory cells associated therewith).
- Each memory string 110 comprises a first end 120 structured to connect to a channel line 150 and a second end 115 structured to connect to a bit line 130 in a pre-determined direction (e.g., a vertical direction).
- the channel line 150 may be connected to the channel conductive layer 40 for each memory string.
- the channel line 150 is capable of providing an operation voltage to the channel conductive layer 40 for each memory cell of the string of memory cells comprising memory string 110 .
- FIG. 2B illustrates an algorithm according to an embodiment of the invention.
- the multi-dimensional memory array 2000 comprises a plurality of memory strings 110 .
- the plurality of memory strings 110 comprises a first end 120 structured to connect to a channel line 150 and a second end 115 structured to connect to a bit line 130 in a pre-determined direction.
- Each memory string 110 comprises at least one memory cell.
- the first terminal 160 of the at least one memory cell is configured to connect to the bit line 130 .
- a second terminal 170 of the at least one memory cell is configured to connect to a common source line 140 , 142 .
- the plurality of memory strings 110 is structured in a plane comprising at least one of an x plane, y plane, or z plane.
- FIGS. 2C-2H illustrate various algorithms according to an embodiment of the invention, such as program, read, and erase algorithms for embodiments of the present invention.
- the multi-dimensional memory array as depicted may optionally comprise a plurality of memory strings, a first end structured to connect to a channel, and a second end structured to connect to a bit line in a pre-determined direction as described herein with reference to FIGS. 2A-2B .
- memory cell 210 comprises a program cell and memory cell 212 comprises an inhibited cell.
- the non-volatile memory device may be operable to perform a program operation based, at least in part, on channel hot electron injection such that a carrier may be injected from the channel to the dielectric (e.g., dielectric layer 45 ).
- the non-volatile memory device may be configured to suppress, via an inhibition operation, the hot electron injection in response to the application of a different voltage bias in some memory cells.
- the inhibition operation may prevent current leakage and damage to the dielectric (e.g., dielectric 45 ) should the carrier interfere with the structure of the dielectric.
- FIG. 2D illustrates a program algorithm according to an embodiment of the invention.
- the non-volatile memory device may be operable to perform a program operation based, at least in part, on FN injection (e.g., Fowler-Nordheim electron injection or tunneling injection) such that charge carriers may be injected, for example, via an insulating layer to an electric conductor.
- FN injection e.g., Fowler-Nordheim electron injection or tunneling injection
- the non-volatile memory device may be configured to suppress, via an inhibition operation, the FN injection in response to the application of a different voltage bias to some memory cells as described herein.
- the inhibition operation may weaken the electric field corresponding to the tunneling layer.
- FIGS. 2E-F illustrate a read algorithm according to an embodiment of the invention.
- the non-volatile memory device may be operable to perform the read operation such that current may flow through the channel to the bit line when a predetermined voltage is applied to the gate corresponding to the non-volatile memory device.
- the bit line voltage is reduced (e.g., pulled down).
- the non-volatile memory device may be configured to decrease, via an inhibition operation, the current (e.g., inhibit the read operation) in response to the application of a different voltage bias to some memory cells.
- FIGS. 2G-H illustrate an erase algorithm according to an embodiment of the invention.
- the non-volatile memory device may be configured to perform an erase operation based, at least in part, on FN injection.
- the non-volatile memory device may be configured to set the bias to a predetermined value (e.g., zero) to suppress, via an inhibition operation, the FN injection.
- FIGS. 3A-3F illustrate a cross section view of some of the steps of forming a string of memory cells 100 of a three dimensional memory according to an embodiment of the invention.
- FIG. 4 provides a flowchart describing the steps illustrated by FIGS. 3A-3F .
- a layered structure 300 is provided.
- the layered structure 300 comprises the cap layer 5 , the one or more third conductive layers 65 , one or more sacrificial layers 15 , the one or more first conductive layers 20 , and the insulating layer 10 .
- the sacrificial layers may be made of SiN or other appropriate material.
- the layered structure 300 comprises a cap layer 5 .
- Adjacent the cap layer 5 is a third conductive layer 65 . Adjacent the third conductive layer 65 , but on the opposite side of the third conductive layer 65 as the cap layer 5 , is a sacrificial layer 15 . Adjacent to the side of the sacrificial layer 15 that is opposite the conductive layer 65 is a first conductive layer 20 .
- the layered structure continues with a sacrificial layer 15 , a third conductive layer 65 , a sacrificial layer 15 , and a first conductive layer 20 .
- the layered structure 300 may continue in this manner until terminating in an insulating layer 10 adjacent a first conductive layer 20 .
- the channel is formed, as shown in FIG. 3B .
- a hole 30 may be etched through the layered structure 300 , such that the hole 30 passes through insulating layer 10 , the one or more first conductive layers 20 , the one or more sacrificial layers 15 , and the third conductive layers 65 .
- the etching process results in the hole 30 such that the hole 30 would be filled with conductive materials later to act as a vertical channel for each memory cells.
- the hole 30 may be perpendicular to the boundary lines of at least one of the layers of the layered structure 300 .
- step 330 comprises interposing or depositing the channel conductive layer 40 into the hole 30 .
- the channel conductive layer 40 may substantially fill the hole 30 .
- the channel conductive layer 40 comprises poly-silicon.
- the channel conductive layer 40 may be metal, silicon (Si), or another suitable material.
- FIG. 3D illustrates the layered structure 300 after the removal of the sacrificial layers 15 .
- the sacrificial layer 15 for example a SiN layer, may be removed by an etching process.
- the removal of the sacrificial layer(s) 15 results in a plurality of openings 101 . Each opening is bordered along one edge by a first conductive layer 20 , a third conductive layer 65 , and the channel conductive layer 40 .
- the one or more dielectric layers 45 are disposed.
- dielectric layer 45 may be deposited within each of the openings 101 , as shown in FIG. 3E .
- a dielectric layer 45 may be deposited along the internal surfaces of the opening 101 .
- the dielectric layer 45 may be deposited along within the opening 101 such that a portion of the dielectric layer 45 borders a first conductive layer 20 , another portion of the dielectric layer 45 borders the third conductive layer 65 , and another portion of the dielectric layer 45 borders the channel conductive layer 40 .
- the dielectric layer 45 may be deposited such that a remaining opening 50 results.
- the dielectric layer 45 comprises an ONO layer (e.g., an oxide/nitride/oxide layer or fill-in).
- the dielectric layer 45 is similar to a lamination structure having multiple layers including a lower oxide film 46 , a nitride film 47 , and an upper oxide film 48 .
- the second conductive layer 60 is interposed or deposited within the remaining opening 50 .
- a cross section of the string of memory cells resulting from step 360 is illustrated in FIG. 1F .
- the second conductive layer 60 may be interposed within the second opening 50 so as to substantially fill the remaining opening 50
- the second conductive layer 60 may function, for example, as a word line or a gate electrode.
- the word line or gate electrode may be configured for read, erase, or other programmatic functions.
- any additional steps known in the art may be used to finalize the fabrication of the string of memory cells. Such steps may include forming a second conductive layer or a control gate layer and may include other additional steps depending upon the design and desired attributes of the gate structure.
- An aspect of the invention provides a string of memory cells, a three dimensional memory array and/or device fabricated according to a method of the invention.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
Embodiments of the present invention provide improved three-dimensional memory cells, arrays, devices, and/or the like and associated methods. In one embodiment, a three-dimensional memory cell is provided. The three-dimensional memory cell comprises a first conductive layer; a third conductive layer spaced apart from the first conductive layer; a channel conductive layer connecting the first conductive layer and the third conductive layer to form an opening having internal surfaces; a dielectric layer disposed along the internal surfaces of the opening surrounded by the first conductive layer, the channel conductive layer and the third conductive layer; and a second conductive layer interposed and substantially filling a remaining open portion formed by the dielectric layer. The first conductive layer, the dielectric layer, and the second conductive layer are configured to form a staircase structure.
Description
- Embodiments of the present invention relate generally to a semiconductor device, in particular, a three dimensional memory for improved gate capacity.
- Semiconductor devices are typically classified as either volatile semiconductor devices, which require power to maintain storage of data, or non-volatile semiconductor devices, which can retain data even upon removal of a power source. An example non-volatile semiconductor device is a flash memory device, which generally includes a matrix of memory cells arranged in rows and columns. Each memory cell in the matrix includes a transistor structure having a gate, a drain, a source, and a channel defined between the drain and the source. Each memory cell is located at an intersection between a word line and a bit line, wherein the gate is connected to the word line, the drain is connected to the bit line, and the source is connected to a source line, which in turn is connected to common ground. The gate of a conventional flash memory cell generally comprises a dual-gate structure, including a control gate and a floating gate, wherein the floating gate is suspended between two oxide layers to trap electrons that program the cell.
- Flash memory devices may in turn be classified as NOR or NAND flash memory devices. Of these, NOR flash memory typically offers faster program and read speeds whereby each cell connects to ground at one end and connects to the bit line at the other end. Using conventional manufacturing methods, NOR and NAND flash take a 2D form by which the memory cells are created in a two dimensional array on a silicon substrate. However, the 2D architecture has demonstrated limitations, such as the scaling limitations encountered due to the process and device restrictions. Therefore, a 3D architecture, which stacks cells on top of each other, has been developed with respect to 3D NAND flash offering faster program and erase. Accordingly, there is a need in the art to increase the scalability of performance of read operations and maximize the data capacity properties of 3D NOR devices.
- Embodiments of the present invention provide semiconductor devices, in particular, a gate structure for improved capacity, such as for 3D NOR flash memory.
- In one aspect of the present invention, a three-dimensional memory cell is provided. In one embodiment, the three-dimensional memory cell comprises a first conductive layer and a third conductive layer. The third conductive layer is spaced apart from the first conductive layer. The three-dimensional memory cell further comprises a channel conductive layer. The channel conductive layer connects the first conductive layer and the third conductive layer. The channel conductive layer, first conductive layer, and third conductive layer form an opening having internal surfaces. A dielectric layer is disposed long the internal surfaces of the opening surrounded by the first conductive layer, the channel conductive layer, and the third conductive layer. The three-dimensional memory cell further comprises a second conductive layer interposed and substantially filling a remaining open portion formed by the dielectric layer. The first conductive layer, the dielectric layer, and the second conductive layer are configured to form a staircase structure.
- In another aspect of the present invention, an apparatus for improving gate capacity of a nonvolatile memory device is provided. In one embodiment, the apparatus comprises a three-dimensional memory array. The memory array comprises a plurality of memory strings. Each of the plurality of memory strings comprises (a) a plurality of memory cells and (b) an end connected to a channel line. Each memory cell has (a) a first end connected to a bit line, (b) a second end connected to a source line, and (c) a third end connected to a word line. Each pair of adjacent memory cells shares one of a bit line and a source line.
- In still another aspect of the present invention, a method for fabricating a string of memory cells for a three-dimensional memory array is provided. In one embodiment, the method comprises providing a layered structure, the layered structure comprising a cap layer, one or more third conductive layers, one or more sacrificial layers, one or more first conductive layers, and an insulating layer; forming a hole through a plurality of layers of the layered structure; depositing a channel conductive layer within the hole; removing at least one of the one or more sacrificial layers to providing one or more openings, each opening having internal surfaces; depositing a dielectric layer along the internal surfaces of each opening, resulting in a remaining opening; depositing a second conductive layer within the remaining opening, the second conductive layer substantially filling the remaining opening, wherein the first conductive layer, second conductive layer, third conductive layer, dielectric layer, and insulating layer are configured to form a staircase structure.
- The above summary is provided merely for purposes of summarizing some example embodiments to provide a basic understanding of some aspects of the invention. Accordingly, it will be appreciated that the above-described embodiments are merely examples and should not be construed to narrow the scope or spirit of the invention in any way. It will be appreciated that the scope of the invention encompasses many potential embodiments in addition to those here summarized, some of which will be further described below.
- Having thus described certain example embodiments of the present disclosure in general terms, reference will now be made to the accompanying drawings, which are not necessarily drawn to scale, and wherein:
-
FIG. 1A illustrates a cross section of a string of memory cells of a three dimensional memory according to an embodiment of the invention; -
FIG. 1B illustrates a staircase view of a string of memory cells, according to an embodiment of the invention; -
FIG. 1C illustrates a top view of memory cells in a matrix according to an embodiment of the invention; -
FIG. 2A illustrates an algorithm according to an embodiment of the invention; -
FIG. 2B illustrates an algorithm according to an embodiment of the invention; -
FIG. 2C-D illustrates-program algorithms according to an embodiment of the invention; -
FIG. 2E-F illustrates read algorithms according to an embodiment of the invention; -
FIG. 2G-H illustrates erase algorithms according to an embodiment of the invention; -
FIGS. 3A-3F illustrate cross sections of some of the steps of forming a string of memory cells, according to an embodiment of the invention; and -
FIG. 4 is a flowchart illustrating a process for fabricating a string of memory cells according to an embodiment of the invention. - Some embodiments of the present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which some, but not all embodiments of the invention are shown. Indeed, various embodiments of the invention may be embodied in many different forms and should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will satisfy applicable legal requirements.
- As used in the specification and in the appended claims, the singular forms “a”, “an”, and “the” include plural referents unless the context clearly indicates otherwise. For example, reference to “a gate structure” includes a plurality of such gate structures.
- Although specific terms are employed herein, they are used in a generic and descriptive sense only and not for purposes of limitation. All terms, including technical and scientific terms, as used herein, have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs unless a term has been otherwise defined. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning as commonly understood by a person having ordinary skill in the art to which this invention belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and the present disclosure. Such commonly used terms will not be interpreted in an idealized or overly formal sense unless the disclosure herein expressly so defines otherwise.
- As used herein, “a string of memory cells” refers to a component of a semiconductor device, such as a memory device. Non-limiting examples of memory devices include flash memory devices (e.g., a NOR flash memory device). Erasable programmable read-only memory (EPROM) and electrically erasable read-only memory (EEPROM) devices are non-limiting examples of flash memory devices. The string of memory cells of the invention may be a structure portion of a three dimensional memory array and/or device or a sub-assembly of a component or components of such three dimensional memory structures.
- As used herein, a “non-volatile memory device” refers to a semiconductor device which is able to store information even when the supply of electricity is removed. Non-volatile memory includes, without limitation, Mask Read-Only Memory, Programmable Read-Only Memory, Erasable Programmable Read-Only Memory, Electrically Erasable Programmable Read-Only Memory, and Flash Memory, such as NAND and NOR flash memory.
- As used herein, a “substrate” may include any underlying material or materials upon which a device, a circuit, an epitaxial layer, or a semiconductor may be formed. Generally, a substrate may be used to define the layer or layers that underlie a semiconductor device or even forms the base layer of a semiconductor device. The substrate may include one or any combination of silicon, doped silicon, germanium, silicon germanium, semiconductor compounds, or other semiconductor materials.
- The string of memory cells of the three dimensional memory of the invention and methods of manufacturing such devices results in a string of memory cells that improves capacity; thereby, provides improving the scalability of such memory structures, such as for 3D NOR flash memory. In turn, such scaling reduces or eliminates the extent of current leakage that may be experienced by three dimensional memory. The invention provides a string of memory cells of a three dimensional memory (e.g., a nonvolatile memory device such as a 3D NOR flash memory device) and methods of manufacturing such devices that provides scalable high density three dimensional memory configured for random access.
-
FIG. 1A illustrates a cross section of a string of memory cells 100 comprising a common source line, word line, and bit line according to an embodiment of the invention. In the illustrated embodiment, the string of memory cells 100 comprises the memory cells C1, C2, and C3. The string of memory cells 100 comprises acap layer 5, one or more thirdconductive layers 65, one or moredielectric layers 45, one or more secondconductive layers 60, one or more firstconductive layers 20, and an insulatinglayer 10. The string of memory cells 100 may further comprise a channelconductive layer 40. - In various embodiments, the
cap layer 5 and/or the insulatinglayer 10 are configured to enclose the string of memory cells therebetween. For example, in some embodiments, thecap layer 5 may cap one end of the string of memory cells 100 and the insulating layer may isolate the cells of the memory string 100 from the metal routing of the three-dimensional memory assembly/array/device. In various embodiments, thecap layer 5 may be and/or act as a substrate. For example, thecap layer 5 may be made of oxide, silicon, doped silicon, germanium, silicon germanium, semiconductor compounds, or other semiconductor materials. The insulatinglayer 10 may be an oxide layer, in various embodiments. - In various embodiments, the first
conductive layers 20 may each correspond to a common source line. In various embodiments, the secondconductive layers 60 may each correspond to one or more word lines. The secondconductive layer 60 may be configured to correspond to (e.g., include) a plurality of word lines up to an order of N word lines. The thirdconductive layers 65 may each correspond to a bit line. Each memory cell in the matrix includes a transistor structure having a gate, a drain, a source, and a channel defined between the drain and the source. The gate may be connected to the word line, the drain may be connected to the bit line, and the source may be connected to a source line, which in turn may be connected to common ground. Each of the firstconductive layers 20, secondconductive layers 60, and thirdconductive layers 65 may be made of n+poly, poly-silicon layer, metal, or other conductive material. - As depicted, the
dielectric layer 45 comprises at least one of a block layer, storage layer, or tunnel layer. Thedielectric layer 45 may comprise an oxide/nitride/oxide (ONO) layer such that the block layer may correspond to the oxide layer, the storage layer may correspond to the nitride layer, and the tunnel layer may correspond to the oxide layer as described herein. In various embodiments, thedielectric layer 45 is formed by replacement. - As shown in
FIG. 1A , the string of memory cells comprises several memory cells. For example, there are at least two memory cells (cell C1 and cell C2) in this string. The cell C1 comprises a firstconductive layer 20, adielectric layer 45, a secondconductive layer 60, and a thirdconductive layer 65. The firstconductive layer 20 referred as one common source line (e.g., CS1). The secondconductive layer 60 may be referred to as a word line. The thirdconductive layer 65 may be referred to as a bit line. The cell C2 comprises a thirdconductive layer 65, adielectric layer 45, a secondconductive layer 60, and a firstconductive layer 20. The firstconductive layer 20 referred as one common source line (e.g., CS1). The secondconductive layer 60 may be referred to as a word line. The thirdconductive layer 65 may be referred to as a bit line. The cell C1 and the cell C2 shares the same third conductive layer 65 (e.g., have a common bit line). Likewise, the cell C2 and the cell C3 shares a same common source line (e.g., CS1) 20. -
FIG. 1B illustrates a staircase view of a string of memory cells according to an embodiment of the invention. The firstconductive layer 20, thedielectric layer 45, the secondconductive layer 60, and the thirdconductive layer 65 are structured in a staircase of a memory cell C1 Likewise, the memory cell C2 has similar staircase structure as cell C1 and shares asame bit line 65. -
FIG. 1C illustrates a top view of memory cells in a matrix according to an embodiment of the invention. The memory cells in the matrix comprises a plurality of memory strings 100. As depicted, the memory cells in the matrix (e.g., a non-volatile memory device) comprises a plurality of word lines (of which WL1, WL2, WL3, and WL4 are illustrated) that intersect a plurality of bit lines (e.g., BL1). A memory cell is located at each intersecting point of a word line and a bit line. As further depicted, the memory cells in the matrix comprises a plurality of common source lines (of which CS1 and CS2 are illustrated) that also intersect a plurality of bit lines (e.g., BL1). The layers as described above, for example, are further depicted instaircase 202 as described herein with reference toFIG. 1B . - Thus, a plurality of memory strings 100 may be combined into a three-dimensional memory array. The three-dimensional memory array may be a part of a nonvolatile memory device for improving gate capacity. Each of the memory strings comprises a plurality of memory cells (e.g., C1, C2, C3). Each memory string is operatively attached to a
channel line 150, as shown inFIGS. 2A-2H via the channelconductive layer 40. Each of the memory cells has a first end/terminal/electrode operatively connected to a bit line. For example, cell C1 may be attached to abit line 130 via a bit line end/terminal/electrode comprising at least a portion of the thirdconductive layer 65. Each of the memory cells has a second end/terminal/electrode operatively connected to a source line. For example, C1 may be attached to acommon source line conductive layer 20. Additionally, each memory cell has a third end/terminal/electrode operatively connected to a word line. For example, cell C1 may be attached to word line WL1 via a word line end/terminal/electrode comprising at least a portion of the secondconductive layer 60. In various embodiments, each pair of adjacent memory cells shares one of a bit line and a source line. For example, cells C1 and C2 share the same thirdconductive layer 65 and therefore share abit line 130 due to their shared bit line end/terminal/electrode. In another example, cells C2 and C3 share the same firstconductive layer 20 and therefore share asource line -
FIG. 2A illustrates an algorithm according to an embodiment of the invention. As depicted inFIG. 2A , amulti-dimensional memory array 1000 comprises a plurality of memory strings 110. In one embodiment, eachmemory string 110 is structured in the same manner as the memory string 100 shown inFIGS. 1A-1C . However, the memory strings 110 may each have more of fewer memory cells than the string of memory cells 100 (e.g., eachmemory string 110 may comprise more of fewer than three memory cells associated therewith). Eachmemory string 110 comprises afirst end 120 structured to connect to achannel line 150 and asecond end 115 structured to connect to abit line 130 in a pre-determined direction (e.g., a vertical direction). Thechannel line 150 may be connected to the channelconductive layer 40 for each memory string. Thechannel line 150 is capable of providing an operation voltage to the channelconductive layer 40 for each memory cell of the string of memory cells comprisingmemory string 110. -
FIG. 2B illustrates an algorithm according to an embodiment of the invention. Themulti-dimensional memory array 2000 comprises a plurality of memory strings 110. The plurality ofmemory strings 110 comprises afirst end 120 structured to connect to achannel line 150 and asecond end 115 structured to connect to abit line 130 in a pre-determined direction. Eachmemory string 110 comprises at least one memory cell. Thefirst terminal 160 of the at least one memory cell is configured to connect to thebit line 130. - In some embodiments, a
second terminal 170 of the at least one memory cell is configured to connect to acommon source line memory strings 110 is structured in a plane comprising at least one of an x plane, y plane, or z plane. -
FIGS. 2C-2H illustrate various algorithms according to an embodiment of the invention, such as program, read, and erase algorithms for embodiments of the present invention. The multi-dimensional memory array as depicted may optionally comprise a plurality of memory strings, a first end structured to connect to a channel, and a second end structured to connect to a bit line in a pre-determined direction as described herein with reference toFIGS. 2A-2B . - With reference to
FIG. 2C , a program algorithm is illustrated according to an embodiment of the invention. As the legend below the diagram illustrates,memory cell 210 comprises a program cell and memory cell 212 comprises an inhibited cell. In some embodiments, the non-volatile memory device may be operable to perform a program operation based, at least in part, on channel hot electron injection such that a carrier may be injected from the channel to the dielectric (e.g., dielectric layer 45). In an example embodiment, at a common source voltage (e.g., VCS1=0V, where V is the unit of measure for Voltage) applied to the memory cell 210 (e.g., the program cell) without the application of a voltage bias (Vb), the programing operation may occur at a predetermined word line voltage (e.g., VWL2=9.5V) and/or a predetermined bit line voltage (e.g., VBL1=4.5V). Alternatively or additionally, the non-volatile memory device may be configured to suppress, via an inhibition operation, the hot electron injection in response to the application of a different voltage bias in some memory cells. The inhibition operation may prevent current leakage and damage to the dielectric (e.g., dielectric 45) should the carrier interfere with the structure of the dielectric. For example, at a common source voltage (e.g., VCS1=0V) applied to the memory cell 212 (e.g., the inhibited cell) with the application of a voltage bias (e.g., Vb=0 and Vb=3), an inhibition operation may occur at a predetermined word line voltage of, for example, VWL1=0˜Vt−1 and VWL2=9.5V and/or bit line voltage of, for example, VBL1=4.5V. -
FIG. 2D illustrates a program algorithm according to an embodiment of the invention. In some embodiments, the non-volatile memory device may be operable to perform a program operation based, at least in part, on FN injection (e.g., Fowler-Nordheim electron injection or tunneling injection) such that charge carriers may be injected, for example, via an insulating layer to an electric conductor. In an example embodiment, at a common source voltage (e.g., VCS1=0V) applied to the program cell without the application of a voltage bias, the programing operation may occur at a predetermined word line voltage (e.g., VWL2=15V) and/or a predetermined bit line voltage (e.g., VBL1=0V). Alternatively or additionally, the non-volatile memory device may be configured to suppress, via an inhibition operation, the FN injection in response to the application of a different voltage bias to some memory cells as described herein. The inhibition operation may weaken the electric field corresponding to the tunneling layer. For example, at a common source voltage (e.g., VCS2=5V, VCS1=0V, and VCS1=0V respectively) applied to the memory cell (e.g., the inhibited cell) with the application of a voltage bias (e.g., Vb=0, Vb=0, and Vb=8), an inhibition operation may occur at a predetermined word line voltage of, for example, VWL2=15V, VWL1=0V, and VWL2=15V and/or bit line voltage of, for example, VBL2=5, VBL1=0V, and VBL1=0V. -
FIGS. 2E-F illustrate a read algorithm according to an embodiment of the invention. In some embodiments, the non-volatile memory device may be operable to perform the read operation such that current may flow through the channel to the bit line when a predetermined voltage is applied to the gate corresponding to the non-volatile memory device. In this regard, the bit line voltage is reduced (e.g., pulled down). In an example embodiment, at a common source voltage (e.g., VCS1=0V) applied to the read cell without the application of a voltage bias, the read operation may occur at a predetermined word line voltage (e.g., VWL2=5˜7V) and/or a predetermined bit line voltage (e.g., VBL1=1V). Alternatively or additionally, the non-volatile memory device may be configured to decrease, via an inhibition operation, the current (e.g., inhibit the read operation) in response to the application of a different voltage bias to some memory cells. For example, at a common source voltage (e.g., VCS2=1V, VCS1=0V, and VCS1=0V respectively) applied to the memory cell (e.g., the inhibited cell) with the application of a voltage bias (e.g., Vb=0, Vb=0, and Vb=−1), an inhibition operation may occur at a predetermined word line voltage (e.g., VWL2=5˜7V, VWL1=0V, and VWL2=5˜7V) and/or bit line voltage (e.g., VBL1=1V, VBL1=1V, and VBL1=1V). -
FIGS. 2G-H illustrate an erase algorithm according to an embodiment of the invention. In some embodiments, the non-volatile memory device may be configured to perform an erase operation based, at least in part, on FN injection. In this regard, the non-volatile memory device may be configured to set the bias to a predetermined value (e.g., zero) to suppress, via an inhibition operation, the FN injection. For example, at a common source voltage (e.g., VCS=0V) applied to the memory cell (e.g., the inhibited block) and with the application of a voltage bias (e.g., Vb=8), an inhibition operation may occur at a predetermined word line voltage (e.g., VWL=0V) and/or bit line voltage (e.g., VBL=0V). -
FIGS. 3A-3F illustrate a cross section view of some of the steps of forming a string of memory cells 100 of a three dimensional memory according to an embodiment of the invention.FIG. 4 provides a flowchart describing the steps illustrated byFIGS. 3A-3F . Starting atstep 310, shown inFIG. 3A , alayered structure 300 is provided. Thelayered structure 300 comprises thecap layer 5, the one or more thirdconductive layers 65, one or moresacrificial layers 15, the one or more firstconductive layers 20, and the insulatinglayer 10. The sacrificial layers may be made of SiN or other appropriate material. For example, thelayered structure 300 comprises acap layer 5. Adjacent thecap layer 5 is a thirdconductive layer 65. Adjacent the thirdconductive layer 65, but on the opposite side of the thirdconductive layer 65 as thecap layer 5, is asacrificial layer 15. Adjacent to the side of thesacrificial layer 15 that is opposite theconductive layer 65 is a firstconductive layer 20. The layered structure continues with asacrificial layer 15, a thirdconductive layer 65, asacrificial layer 15, and a firstconductive layer 20. Thelayered structure 300 may continue in this manner until terminating in an insulatinglayer 10 adjacent a firstconductive layer 20. - Referring to
FIG. 4 , atstep 320, the channel is formed, as shown inFIG. 3B . For example, ahole 30 may be etched through thelayered structure 300, such that thehole 30 passes through insulatinglayer 10, the one or more firstconductive layers 20, the one or moresacrificial layers 15, and the thirdconductive layers 65. In some embodiments, the etching process results in thehole 30 such that thehole 30 would be filled with conductive materials later to act as a vertical channel for each memory cells. In some embodiments, thehole 30 may be perpendicular to the boundary lines of at least one of the layers of thelayered structure 300. - As shown in
FIG. 4 ,step 330 comprises interposing or depositing the channelconductive layer 40 into thehole 30. For example, as depicted inFIG. 3C , the channelconductive layer 40 may substantially fill thehole 30. In at least one embodiment, the channelconductive layer 40 comprises poly-silicon. In some embodiments, the channelconductive layer 40 may be metal, silicon (Si), or another suitable material. - Returning to
FIG. 4 , atstep 340 at least one of the one or moresacrificial layers 15 is removed.FIG. 3D illustrates thelayered structure 300 after the removal of the sacrificial layers 15. Thesacrificial layer 15, for example a SiN layer, may be removed by an etching process. The removal of the sacrificial layer(s) 15 results in a plurality ofopenings 101. Each opening is bordered along one edge by a firstconductive layer 20, a thirdconductive layer 65, and the channelconductive layer 40. - With reference to
FIG. 4 , at step 350, the one or moredielectric layers 45 are disposed. For example, ofdielectric layer 45 may be deposited within each of theopenings 101, as shown inFIG. 3E . For example, adielectric layer 45 may be deposited along the internal surfaces of theopening 101. For example, thedielectric layer 45 may be deposited along within theopening 101 such that a portion of thedielectric layer 45 borders a firstconductive layer 20, another portion of thedielectric layer 45 borders the thirdconductive layer 65, and another portion of thedielectric layer 45 borders the channelconductive layer 40. Thedielectric layer 45 may be deposited such that a remainingopening 50 results. As depicted, thedielectric layer 45 comprises an ONO layer (e.g., an oxide/nitride/oxide layer or fill-in). Thedielectric layer 45 is similar to a lamination structure having multiple layers including alower oxide film 46, anitride film 47, and anupper oxide film 48. - Returning to
FIG. 4 , atstep 360, the secondconductive layer 60 is interposed or deposited within the remainingopening 50. A cross section of the string of memory cells resulting fromstep 360 is illustrated inFIG. 1F . The secondconductive layer 60 may be interposed within thesecond opening 50 so as to substantially fill the remainingopening 50 - In an embodiment of the invention, the second
conductive layer 60 may function, for example, as a word line or a gate electrode. The word line or gate electrode may be configured for read, erase, or other programmatic functions. - Following these steps and/or interspersed therebetween, any additional steps known in the art may be used to finalize the fabrication of the string of memory cells. Such steps may include forming a second conductive layer or a control gate layer and may include other additional steps depending upon the design and desired attributes of the gate structure.
- An aspect of the invention provides a string of memory cells, a three dimensional memory array and/or device fabricated according to a method of the invention.
- Many modifications and other embodiments of the inventions set forth herein will come to mind to one skilled in the art to which these inventions pertain having the benefit of the teachings presented in the foregoing descriptions and the associated drawings. Therefore, it is to be understood that the inventions are not to be limited to the specific embodiments disclosed and that modifications and other embodiments are intended to be included within the scope of the appended claims. Moreover, although the foregoing descriptions and the associated drawings describe exemplary embodiments in the context of certain exemplary combinations of elements and/or functions, it should be appreciated that different combinations of elements and/or functions may be provided by alternative embodiments without departing from the scope of the appended claims. In this regard, for example, different combinations of elements and/or functions than those explicitly described above are also contemplated as may be set forth in some of the appended claims. Although specific terms are employed herein, they are used in a generic and descriptive sense only and not for purposes of limitation.
Claims (20)
1. A three-dimensional memory cell comprising:
a first conductive layer;
a third conductive layer spaced apart from the first conductive layer;
a channel conductive layer connecting the first conductive layer and the third conductive layer to form an opening having internal surfaces;
a dielectric layer disposed along the internal surfaces of the opening surrounded by the first conductive layer, the channel conductive layer and the third conductive layer; and
a second conductive layer interposed and substantially filling a remaining open portion formed by the dielectric layer,
wherein the first conductive layer, the dielectric layer, and the second conductive layer are configured to form a staircase structure.
2. The three-dimensional memory cell of claim 1 , wherein the first conductive layer corresponds to at least one common source line.
3. The three-dimensional memory cell of claim 1 , wherein the third conductive layer corresponds to at least one bit line.
4. The three-dimensional memory cell of claim 1 , wherein the second conductive layer corresponds to at least one word line.
5. The three-dimensional memory cell of claim 1 , wherein the dielectric layer comprises at least one of a block layer, a storage layer, or a tunnel layer.
6. The three-dimensional memory cell of claim 1 , wherein the three-dimensional memory cell is one cell of a plurality of cells along a string of memory cells.
7. The three-dimensional memory cell of claim 1 , wherein the dielectric layer comprises a lower oxide film, a nitride film, and an upper oxide film.
8. The three-dimensional memory cell of claim 1 , wherein the insulating layer, the first conductive layer, the dielectric layer, and the second conductive layer are structured to connect the bit line in a staircase formation.
9. The three-dimensional memory cell of claim 8 , wherein the staircase formation comprises a third conductive layer.
10. An apparatus for improving gate capacity of a nonvolatile memory device, the apparatus comprising:
a three-dimensional memory array comprising a plurality of memory strings, wherein each of the plurality of memory strings comprises (a) a plurality of memory cells and (b) an end connected to a channel line, each memory cell has (a) a first end connected to a bit line, (b) a second end connected to a source line, and (c) a third end connected to a word line, and each pair of adjacent memory cells shares one of a bit line and a source line.
11. The apparatus of claim 10 , wherein each memory string corresponding to the plurality of memory strings comprises at least one memory cell.
12. The apparatus of claim 11 , wherein a first terminal of the at least one memory cell is configured to connect to the bit line.
13. The apparatus of claim 11 , wherein a second terminal of the at least one memory cell is configured to connect to a common source line.
14. The apparatus of claim 10 , wherein the plurality of memory strings are structured in a plane comprising at least one of an x plane, y plane, or z plane.
15. The apparatus of claim 10 , wherein the non-volatile memory device is configured to perform one or more operations selected from the group of: a program operation, a read operation, and an erase operation.
16. The apparatus of claim 10 , wherein the non-volatile memory device may be operable to perform one or more operations selected from the group of: a program operation or a read operation based, at least in part, on channel hot electron injection.
17. The apparatus of claim 10 , wherein the non-volatile memory device may be configured to suppress, via an inhibition operation, the hot electron injection operation in response to a different voltage bias.
18. The apparatus of claim 10 , wherein the non-volatile memory device may be operable to perform one or more operations selected from the group of: a program operation, a read operation, and an erase operation based, at least in part, on FN injection.
19. A method of fabricating a string of memory cells of a three dimensional memory, the method comprising:
providing a layered structure, the layered structure comprising a cap layer, one or more third conductive layers, one or more sacrificial layers, one or more first conductive layers, and an insulating layer;
forming a hole through a plurality of layers of the layered structure;
depositing a channel conductive layer within the hole;
removing at least one of the one or more sacrificial layers to providing one or more openings, each opening having internal surfaces;
depositing a dielectric layer along the internal surfaces of each opening, resulting in a remaining opening;
depositing a second conductive layer within the remaining opening, the second conductive layer substantially filling the remaining opening,
wherein the first conductive layer, second conductive layer, third conductive layer, dielectric layer, and insulating layer are configured to form a staircase structure.
20. The method of claim 19 further comprising:
operatively connecting the channel conductive layer to a channel line of a three-dimensional memory array;
operatively connecting the first conductive layer to a common source of the three-dimensional memory array;
operatively connecting the second conductive layer to a word line of the three-dimensional memory array; and
operatively connecting the third conductive layer to a bit line of the three dimensional memory array.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/854,383 US9589982B1 (en) | 2015-09-15 | 2015-09-15 | Structure and method of operation for improved gate capacity for 3D NOR flash memory |
TW104135936A TWI584411B (en) | 2015-09-15 | 2015-10-30 | Structure and method of operation for improved gate capacity for 3d nor flash memory |
CN201510742532.7A CN106531742B (en) | 2015-09-15 | 2015-11-05 | Improve the structure and operating method of the grid capacitance of three-dimensional nor gate flash memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/854,383 US9589982B1 (en) | 2015-09-15 | 2015-09-15 | Structure and method of operation for improved gate capacity for 3D NOR flash memory |
Publications (2)
Publication Number | Publication Date |
---|---|
US9589982B1 US9589982B1 (en) | 2017-03-07 |
US20170077118A1 true US20170077118A1 (en) | 2017-03-16 |
Family
ID=58162391
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/854,383 Active US9589982B1 (en) | 2015-09-15 | 2015-09-15 | Structure and method of operation for improved gate capacity for 3D NOR flash memory |
Country Status (3)
Country | Link |
---|---|
US (1) | US9589982B1 (en) |
CN (1) | CN106531742B (en) |
TW (1) | TWI584411B (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170352678A1 (en) * | 2016-06-07 | 2017-12-07 | Sandisk Technologies Llc | Through-memory-level via structures between staircase regions in a three-dimensional memory device and method of making thereof |
JP2018530163A (en) * | 2015-09-30 | 2018-10-11 | サンライズ メモリー コーポレイション | Multi-gate NOR flash thin film transistor string disposed in a stacked horizontal active strip and having a vertical control gate |
WO2020068184A1 (en) * | 2018-09-26 | 2020-04-02 | Sandisk Technologies Llc | Three-dimensional memory device including three-dimensional bit line discharge transistors and method of making the same |
US11081443B1 (en) | 2020-03-24 | 2021-08-03 | Sandisk Technologies Llc | Multi-tier three-dimensional memory device containing dielectric well structures for contact via structures and methods of forming the same |
US11201169B2 (en) | 2020-03-31 | 2021-12-14 | Macronix International Co., Ltd. | Memory device and method of fabricating the same |
US11538827B2 (en) * | 2020-07-23 | 2022-12-27 | Macronix International Co., Ltd. | Three-dimensional memory device with increased memory cell density |
US20230047688A1 (en) * | 2021-08-10 | 2023-02-16 | Powerchip Semiconductor Manufacturing Corporation | Memory structure |
Families Citing this family (170)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11374118B2 (en) | 2009-10-12 | 2022-06-28 | Monolithic 3D Inc. | Method to form a 3D integrated circuit |
US10388863B2 (en) | 2009-10-12 | 2019-08-20 | Monolithic 3D Inc. | 3D memory device and structure |
US11984445B2 (en) | 2009-10-12 | 2024-05-14 | Monolithic 3D Inc. | 3D semiconductor devices and structures with metal layers |
US10910364B2 (en) | 2009-10-12 | 2021-02-02 | Monolitaic 3D Inc. | 3D semiconductor device |
US10366970B2 (en) | 2009-10-12 | 2019-07-30 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11018133B2 (en) | 2009-10-12 | 2021-05-25 | Monolithic 3D Inc. | 3D integrated circuit |
US11482440B2 (en) | 2010-12-16 | 2022-10-25 | Monolithic 3D Inc. | 3D semiconductor device and structure with a built-in test circuit for repairing faulty circuits |
US10497713B2 (en) | 2010-11-18 | 2019-12-03 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11469271B2 (en) | 2010-10-11 | 2022-10-11 | Monolithic 3D Inc. | Method to produce 3D semiconductor devices and structures with memory |
US11600667B1 (en) | 2010-10-11 | 2023-03-07 | Monolithic 3D Inc. | Method to produce 3D semiconductor devices and structures with memory |
US11257867B1 (en) | 2010-10-11 | 2022-02-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with oxide bonds |
US11018191B1 (en) | 2010-10-11 | 2021-05-25 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10896931B1 (en) | 2010-10-11 | 2021-01-19 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11227897B2 (en) | 2010-10-11 | 2022-01-18 | Monolithic 3D Inc. | Method for producing a 3D semiconductor memory device and structure |
US11024673B1 (en) | 2010-10-11 | 2021-06-01 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11315980B1 (en) | 2010-10-11 | 2022-04-26 | Monolithic 3D Inc. | 3D semiconductor device and structure with transistors |
US11158674B2 (en) | 2010-10-11 | 2021-10-26 | Monolithic 3D Inc. | Method to produce a 3D semiconductor device and structure |
US10978501B1 (en) | 2010-10-13 | 2021-04-13 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with waveguides |
US11869915B2 (en) | 2010-10-13 | 2024-01-09 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11929372B2 (en) | 2010-10-13 | 2024-03-12 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US10998374B1 (en) | 2010-10-13 | 2021-05-04 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US11984438B2 (en) | 2010-10-13 | 2024-05-14 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11164898B2 (en) | 2010-10-13 | 2021-11-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US11043523B1 (en) | 2010-10-13 | 2021-06-22 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US10943934B2 (en) | 2010-10-13 | 2021-03-09 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US10833108B2 (en) | 2010-10-13 | 2020-11-10 | Monolithic 3D Inc. | 3D microdisplay device and structure |
US11133344B2 (en) | 2010-10-13 | 2021-09-28 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US11437368B2 (en) | 2010-10-13 | 2022-09-06 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11855100B2 (en) | 2010-10-13 | 2023-12-26 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11163112B2 (en) | 2010-10-13 | 2021-11-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with electromagnetic modulators |
US11063071B1 (en) | 2010-10-13 | 2021-07-13 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with waveguides |
US11694922B2 (en) | 2010-10-13 | 2023-07-04 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11404466B2 (en) | 2010-10-13 | 2022-08-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US10679977B2 (en) | 2010-10-13 | 2020-06-09 | Monolithic 3D Inc. | 3D microdisplay device and structure |
US11327227B2 (en) | 2010-10-13 | 2022-05-10 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with electromagnetic modulators |
US11605663B2 (en) | 2010-10-13 | 2023-03-14 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11855114B2 (en) | 2010-10-13 | 2023-12-26 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11735462B2 (en) | 2010-11-18 | 2023-08-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with single-crystal layers |
US11355381B2 (en) | 2010-11-18 | 2022-06-07 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11862503B2 (en) | 2010-11-18 | 2024-01-02 | Monolithic 3D Inc. | Method for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11004719B1 (en) | 2010-11-18 | 2021-05-11 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11164770B1 (en) | 2010-11-18 | 2021-11-02 | Monolithic 3D Inc. | Method for producing a 3D semiconductor memory device and structure |
US11482439B2 (en) | 2010-11-18 | 2022-10-25 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device comprising charge trap junction-less transistors |
US11784082B2 (en) | 2010-11-18 | 2023-10-10 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11495484B2 (en) | 2010-11-18 | 2022-11-08 | Monolithic 3D Inc. | 3D semiconductor devices and structures with at least two single-crystal layers |
US11107721B2 (en) | 2010-11-18 | 2021-08-31 | Monolithic 3D Inc. | 3D semiconductor device and structure with NAND logic |
US11569117B2 (en) | 2010-11-18 | 2023-01-31 | Monolithic 3D Inc. | 3D semiconductor device and structure with single-crystal layers |
US11482438B2 (en) | 2010-11-18 | 2022-10-25 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11804396B2 (en) | 2010-11-18 | 2023-10-31 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11121021B2 (en) | 2010-11-18 | 2021-09-14 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11923230B1 (en) | 2010-11-18 | 2024-03-05 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11355380B2 (en) | 2010-11-18 | 2022-06-07 | Monolithic 3D Inc. | Methods for producing 3D semiconductor memory device and structure utilizing alignment marks |
US11211279B2 (en) | 2010-11-18 | 2021-12-28 | Monolithic 3D Inc. | Method for processing a 3D integrated circuit and structure |
US11508605B2 (en) | 2010-11-18 | 2022-11-22 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11018042B1 (en) | 2010-11-18 | 2021-05-25 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11854857B1 (en) | 2010-11-18 | 2023-12-26 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11610802B2 (en) | 2010-11-18 | 2023-03-21 | Monolithic 3D Inc. | Method for producing a 3D semiconductor device and structure with single crystal transistors and metal gate electrodes |
US11521888B2 (en) | 2010-11-18 | 2022-12-06 | Monolithic 3D Inc. | 3D semiconductor device and structure with high-k metal gate transistors |
US11615977B2 (en) | 2010-11-18 | 2023-03-28 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11901210B2 (en) | 2010-11-18 | 2024-02-13 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11443971B2 (en) | 2010-11-18 | 2022-09-13 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11031275B2 (en) | 2010-11-18 | 2021-06-08 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11094576B1 (en) | 2010-11-18 | 2021-08-17 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US10600888B2 (en) | 2012-04-09 | 2020-03-24 | Monolithic 3D Inc. | 3D semiconductor device |
US11476181B1 (en) | 2012-04-09 | 2022-10-18 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11616004B1 (en) | 2012-04-09 | 2023-03-28 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11881443B2 (en) | 2012-04-09 | 2024-01-23 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11164811B2 (en) | 2012-04-09 | 2021-11-02 | Monolithic 3D Inc. | 3D semiconductor device with isolation layers and oxide-to-oxide bonding |
US11694944B1 (en) | 2012-04-09 | 2023-07-04 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11735501B1 (en) | 2012-04-09 | 2023-08-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11594473B2 (en) | 2012-04-09 | 2023-02-28 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11410912B2 (en) | 2012-04-09 | 2022-08-09 | Monolithic 3D Inc. | 3D semiconductor device with vias and isolation layers |
US11088050B2 (en) | 2012-04-09 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device with isolation layers |
US11309292B2 (en) | 2012-12-22 | 2022-04-19 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11063024B1 (en) | 2012-12-22 | 2021-07-13 | Monlithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11217565B2 (en) | 2012-12-22 | 2022-01-04 | Monolithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11967583B2 (en) | 2012-12-22 | 2024-04-23 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11916045B2 (en) | 2012-12-22 | 2024-02-27 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11018116B2 (en) | 2012-12-22 | 2021-05-25 | Monolithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11961827B1 (en) | 2012-12-22 | 2024-04-16 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11784169B2 (en) | 2012-12-22 | 2023-10-10 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11004694B1 (en) | 2012-12-29 | 2021-05-11 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10903089B1 (en) | 2012-12-29 | 2021-01-26 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10651054B2 (en) | 2012-12-29 | 2020-05-12 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11430667B2 (en) | 2012-12-29 | 2022-08-30 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US10892169B2 (en) | 2012-12-29 | 2021-01-12 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11430668B2 (en) | 2012-12-29 | 2022-08-30 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11177140B2 (en) | 2012-12-29 | 2021-11-16 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11087995B1 (en) | 2012-12-29 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10600657B2 (en) | 2012-12-29 | 2020-03-24 | Monolithic 3D Inc | 3D semiconductor device and structure |
US11869965B2 (en) | 2013-03-11 | 2024-01-09 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and memory cells |
US11935949B1 (en) | 2013-03-11 | 2024-03-19 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and memory cells |
US8902663B1 (en) | 2013-03-11 | 2014-12-02 | Monolithic 3D Inc. | Method of maintaining a memory state |
US10325651B2 (en) | 2013-03-11 | 2019-06-18 | Monolithic 3D Inc. | 3D semiconductor device with stacked memory |
US11398569B2 (en) | 2013-03-12 | 2022-07-26 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11088130B2 (en) | 2014-01-28 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11923374B2 (en) | 2013-03-12 | 2024-03-05 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US10840239B2 (en) | 2014-08-26 | 2020-11-17 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10224279B2 (en) | 2013-03-15 | 2019-03-05 | Monolithic 3D Inc. | Semiconductor device and structure |
US11487928B2 (en) | 2013-04-15 | 2022-11-01 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11030371B2 (en) | 2013-04-15 | 2021-06-08 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11720736B2 (en) | 2013-04-15 | 2023-08-08 | Monolithic 3D Inc. | Automation methods for 3D integrated circuits and devices |
US11574109B1 (en) | 2013-04-15 | 2023-02-07 | Monolithic 3D Inc | Automation methods for 3D integrated circuits and devices |
US11270055B1 (en) | 2013-04-15 | 2022-03-08 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US9021414B1 (en) | 2013-04-15 | 2015-04-28 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11341309B1 (en) | 2013-04-15 | 2022-05-24 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11031394B1 (en) | 2014-01-28 | 2021-06-08 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10297586B2 (en) | 2015-03-09 | 2019-05-21 | Monolithic 3D Inc. | Methods for processing a 3D semiconductor device |
US11107808B1 (en) | 2014-01-28 | 2021-08-31 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10381328B2 (en) | 2015-04-19 | 2019-08-13 | Monolithic 3D Inc. | Semiconductor device and structure |
US10825779B2 (en) | 2015-04-19 | 2020-11-03 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11056468B1 (en) | 2015-04-19 | 2021-07-06 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11011507B1 (en) | 2015-04-19 | 2021-05-18 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11956952B2 (en) | 2015-08-23 | 2024-04-09 | Monolithic 3D Inc. | Semiconductor memory device and structure |
US10515981B2 (en) | 2015-09-21 | 2019-12-24 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with memory |
US11978731B2 (en) | 2015-09-21 | 2024-05-07 | Monolithic 3D Inc. | Method to produce a multi-level semiconductor memory device and structure |
US11120884B2 (en) | 2015-09-30 | 2021-09-14 | Sunrise Memory Corporation | Implementing logic function and generating analog signals using NOR memory strings |
US10522225B1 (en) | 2015-10-02 | 2019-12-31 | Monolithic 3D Inc. | Semiconductor device with non-volatile memory |
US10418369B2 (en) | 2015-10-24 | 2019-09-17 | Monolithic 3D Inc. | Multi-level semiconductor memory device and structure |
US11114464B2 (en) | 2015-10-24 | 2021-09-07 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11296115B1 (en) | 2015-10-24 | 2022-04-05 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10847540B2 (en) | 2015-10-24 | 2020-11-24 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11991884B1 (en) | 2015-10-24 | 2024-05-21 | Monolithic 3D Inc. | 3D semiconductor device and structure with logic and memory |
US11937422B2 (en) | 2015-11-07 | 2024-03-19 | Monolithic 3D Inc. | Semiconductor memory device and structure |
US11114427B2 (en) | 2015-11-07 | 2021-09-07 | Monolithic 3D Inc. | 3D semiconductor processor and memory device and structure |
US11711928B2 (en) | 2016-10-10 | 2023-07-25 | Monolithic 3D Inc. | 3D memory devices and structures with control circuits |
US11812620B2 (en) | 2016-10-10 | 2023-11-07 | Monolithic 3D Inc. | 3D DRAM memory devices and structures with control circuits |
US11930648B1 (en) | 2016-10-10 | 2024-03-12 | Monolithic 3D Inc. | 3D memory devices and structures with metal layers |
US11251149B2 (en) | 2016-10-10 | 2022-02-15 | Monolithic 3D Inc. | 3D memory device and structure |
US11869591B2 (en) | 2016-10-10 | 2024-01-09 | Monolithic 3D Inc. | 3D memory devices and structures with control circuits |
US11329059B1 (en) | 2016-10-10 | 2022-05-10 | Monolithic 3D Inc. | 3D memory devices and structures with thinned single crystal substrates |
CN108666319B (en) * | 2017-03-30 | 2021-09-28 | 三星电子株式会社 | Semiconductor memory device and method of manufacturing the same |
US10608008B2 (en) * | 2017-06-20 | 2020-03-31 | Sunrise Memory Corporation | 3-dimensional nor strings with segmented shared source regions |
US10777566B2 (en) | 2017-11-10 | 2020-09-15 | Macronix International Co., Ltd. | 3D array arranged for memory and in-memory sum-of-products operations |
US10381315B2 (en) * | 2017-11-16 | 2019-08-13 | Samsung Electronics Co., Ltd. | Method and system for providing a reverse-engineering resistant hardware embedded security module |
US10957392B2 (en) | 2018-01-17 | 2021-03-23 | Macronix International Co., Ltd. | 2D and 3D sum-of-products array for neuromorphic computing system |
US10719296B2 (en) | 2018-01-17 | 2020-07-21 | Macronix International Co., Ltd. | Sum-of-products accelerator array |
US10242737B1 (en) | 2018-02-13 | 2019-03-26 | Macronix International Co., Ltd. | Device structure for neuromorphic computing system |
US10635398B2 (en) | 2018-03-15 | 2020-04-28 | Macronix International Co., Ltd. | Voltage sensing type of matrix multiplication method for neuromorphic computing system |
WO2020000315A1 (en) | 2018-06-28 | 2020-01-02 | Yangtze Memory Technologies Co., Ltd. | Method of forming staircase structures for three-dimensional memory device double-sided routing |
CN109075172B (en) | 2018-06-28 | 2019-09-03 | 长江存储科技有限责任公司 | Hierarchic structure for the wiring of three-dimensional storage part bilateral |
US11138497B2 (en) | 2018-07-17 | 2021-10-05 | Macronix International Co., Ltd | In-memory computing devices for neural networks |
US10664746B2 (en) | 2018-07-17 | 2020-05-26 | Macronix International Co., Ltd. | Neural network system |
CN109256391A (en) * | 2018-09-19 | 2019-01-22 | 长江存储科技有限责任公司 | The forming method of memory construction |
US11636325B2 (en) | 2018-10-24 | 2023-04-25 | Macronix International Co., Ltd. | In-memory data pooling for machine learning |
US11562229B2 (en) | 2018-11-30 | 2023-01-24 | Macronix International Co., Ltd. | Convolution accelerator using in-memory computation |
US10672469B1 (en) | 2018-11-30 | 2020-06-02 | Macronix International Co., Ltd. | In-memory convolution for machine learning |
US11934480B2 (en) | 2018-12-18 | 2024-03-19 | Macronix International Co., Ltd. | NAND block architecture for in-memory multiply-and-accumulate operations |
CN109903799B (en) * | 2019-01-29 | 2021-08-03 | 华中科技大学 | Three-dimensional flash memory array unit operation method capable of changing programming progression |
US11119674B2 (en) | 2019-02-19 | 2021-09-14 | Macronix International Co., Ltd. | Memory devices and methods for operating the same |
US10783963B1 (en) | 2019-03-08 | 2020-09-22 | Macronix International Co., Ltd. | In-memory computation device with inter-page and intra-page data circuits |
US11132176B2 (en) | 2019-03-20 | 2021-09-28 | Macronix International Co., Ltd. | Non-volatile computing method in flash memory |
US10892016B1 (en) | 2019-04-08 | 2021-01-12 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US11018156B2 (en) | 2019-04-08 | 2021-05-25 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US11763864B2 (en) | 2019-04-08 | 2023-09-19 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures with bit-line pillars |
US11296106B2 (en) | 2019-04-08 | 2022-04-05 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US11158652B1 (en) | 2019-04-08 | 2021-10-26 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
WO2020206681A1 (en) * | 2019-04-12 | 2020-10-15 | Yangtze Memory Technologies Co., Ltd. | Three-dimensional memory device with deposited semiconductor plugs and methods for forming the same |
US10910393B2 (en) | 2019-04-25 | 2021-02-02 | Macronix International Co., Ltd. | 3D NOR memory having vertical source and drain structures |
JP2021034486A (en) * | 2019-08-21 | 2021-03-01 | キオクシア株式会社 | Semiconductor storage device |
US11024644B2 (en) * | 2019-08-22 | 2021-06-01 | Micron Technology, Inc. | Integrated assemblies having vertically-spaced channel material segments, and methods of forming integrated assemblies |
TWI796557B (en) * | 2020-03-31 | 2023-03-21 | 旺宏電子股份有限公司 | Memory device and method of fabricating the same |
TWI788653B (en) * | 2020-04-07 | 2023-01-01 | 旺宏電子股份有限公司 | 3d memory device and method of manufacturing the same |
US11145674B1 (en) | 2020-04-07 | 2021-10-12 | Macronix International Co., Ltd. | 3D memory device and method of manufacturing the same |
US11502128B2 (en) * | 2020-06-18 | 2022-11-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory device and method of forming the same |
US11527553B2 (en) | 2020-07-30 | 2022-12-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Three-dimensional memory device and method |
US11737274B2 (en) | 2021-02-08 | 2023-08-22 | Macronix International Co., Ltd. | Curved channel 3D memory device |
US11626517B2 (en) * | 2021-04-13 | 2023-04-11 | Macronix International Co., Ltd. | Semiconductor structure including vertical channel portion and manufacturing method for the same |
US11916011B2 (en) | 2021-04-14 | 2024-02-27 | Macronix International Co., Ltd. | 3D virtual ground memory and manufacturing methods for same |
US11710519B2 (en) | 2021-07-06 | 2023-07-25 | Macronix International Co., Ltd. | High density memory with reference memory using grouped cells and corresponding operations |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101226685B1 (en) * | 2007-11-08 | 2013-01-25 | 삼성전자주식회사 | Vertical type semiconductor device and Method of manufacturing the same |
KR101539697B1 (en) * | 2008-06-11 | 2015-07-27 | 삼성전자주식회사 | Three Dimensional Memory Device Using Vertical Pillar As Active Region And Methods Of Fabricating And Operating The Same |
KR101498676B1 (en) * | 2008-09-30 | 2015-03-09 | 삼성전자주식회사 | 3-Dimensional Semiconductor Device |
US8013389B2 (en) * | 2008-11-06 | 2011-09-06 | Samsung Electronics Co., Ltd. | Three-dimensional nonvolatile memory devices having sub-divided active bars and methods of manufacturing such devices |
TWI433302B (en) * | 2009-03-03 | 2014-04-01 | Macronix Int Co Ltd | Integrated circuit self aligned 3d memory array and manufacturing method |
KR101045073B1 (en) * | 2009-08-07 | 2011-06-29 | 주식회사 하이닉스반도체 | Vertical channel type non-volatile memory device and method for fabricating the same |
KR101083637B1 (en) * | 2010-05-31 | 2011-11-16 | 주식회사 하이닉스반도체 | Nonvolatile memory device and method for manufacturing the same |
US9000509B2 (en) * | 2010-05-31 | 2015-04-07 | Hynix Semiconductor Inc. | Three dimensional pipe gate nonvolatile memory device |
KR20110135692A (en) * | 2010-06-11 | 2011-12-19 | 삼성전자주식회사 | Three dimensional semiconductor memory device and method for manufacturing the same |
KR101519130B1 (en) * | 2010-10-05 | 2015-05-12 | 삼성전자주식회사 | Nonvolatile memory device and method of forming the same |
KR101733571B1 (en) * | 2010-11-08 | 2017-05-11 | 삼성전자주식회사 | Three Dimensional Semiconductor Memory Device |
KR101845954B1 (en) * | 2011-08-23 | 2018-05-18 | 에스케이하이닉스 주식회사 | Nonvolatile memory device with vertical memory cell and method for manufacturing the same |
KR20130102893A (en) * | 2012-03-08 | 2013-09-23 | 에스케이하이닉스 주식회사 | Nonvolatile memory device and method for fabricating the same |
KR20130130480A (en) * | 2012-05-22 | 2013-12-02 | 삼성전자주식회사 | Three dimensional semiconductor memory device method for manufacturing the same |
KR20140068627A (en) * | 2012-11-28 | 2014-06-09 | 삼성전자주식회사 | Resistive random access memory devices having variable resistance layers and methods for fabricating the same |
KR20140134178A (en) * | 2013-05-13 | 2014-11-21 | 에스케이하이닉스 주식회사 | Semiconductor device |
KR102061694B1 (en) * | 2013-10-14 | 2020-01-02 | 삼성전자주식회사 | Semiconductor memory device having three-dimensional cross point array |
US9236131B1 (en) * | 2014-08-04 | 2016-01-12 | Sandisk Technologies Inc. | Bias to detect and prevent short circuits in three-dimensional memory device |
-
2015
- 2015-09-15 US US14/854,383 patent/US9589982B1/en active Active
- 2015-10-30 TW TW104135936A patent/TWI584411B/en active
- 2015-11-05 CN CN201510742532.7A patent/CN106531742B/en active Active
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2018530163A (en) * | 2015-09-30 | 2018-10-11 | サンライズ メモリー コーポレイション | Multi-gate NOR flash thin film transistor string disposed in a stacked horizontal active strip and having a vertical control gate |
US20170352678A1 (en) * | 2016-06-07 | 2017-12-07 | Sandisk Technologies Llc | Through-memory-level via structures between staircase regions in a three-dimensional memory device and method of making thereof |
US10256248B2 (en) * | 2016-06-07 | 2019-04-09 | Sandisk Technologies Llc | Through-memory-level via structures between staircase regions in a three-dimensional memory device and method of making thereof |
WO2020068184A1 (en) * | 2018-09-26 | 2020-04-02 | Sandisk Technologies Llc | Three-dimensional memory device including three-dimensional bit line discharge transistors and method of making the same |
US10622367B1 (en) | 2018-09-26 | 2020-04-14 | Sandisk Technologies Llc | Three-dimensional memory device including three-dimensional bit line discharge transistors and method of making the same |
US11081443B1 (en) | 2020-03-24 | 2021-08-03 | Sandisk Technologies Llc | Multi-tier three-dimensional memory device containing dielectric well structures for contact via structures and methods of forming the same |
US11201169B2 (en) | 2020-03-31 | 2021-12-14 | Macronix International Co., Ltd. | Memory device and method of fabricating the same |
US11538827B2 (en) * | 2020-07-23 | 2022-12-27 | Macronix International Co., Ltd. | Three-dimensional memory device with increased memory cell density |
US20230047688A1 (en) * | 2021-08-10 | 2023-02-16 | Powerchip Semiconductor Manufacturing Corporation | Memory structure |
US11825655B2 (en) * | 2021-08-10 | 2023-11-21 | Powerchip Semiconductor Manufacturing Corporation | Memory structure |
Also Published As
Publication number | Publication date |
---|---|
TWI584411B (en) | 2017-05-21 |
TW201711138A (en) | 2017-03-16 |
US9589982B1 (en) | 2017-03-07 |
CN106531742B (en) | 2019-04-19 |
CN106531742A (en) | 2017-03-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9589982B1 (en) | Structure and method of operation for improved gate capacity for 3D NOR flash memory | |
US11744075B2 (en) | Semiconductor memory device and method for manufacturing the same | |
CN110943088B (en) | Semiconductor memory device and method for manufacturing the same | |
TWI445164B (en) | Nonvolatile semiconductor memory device | |
CN109148461B (en) | 3D memory device and method of manufacturing the same | |
US9153705B2 (en) | Vertical memory devices and methods of manufacturing the same | |
US10923489B2 (en) | Three-dimensional semiconductor devices including vertical structures | |
US8575675B2 (en) | Nonvolatile memory device | |
US9984754B2 (en) | Memory device and method for operating the same | |
US9190499B2 (en) | Nonvolatile semiconductor memory device, capacitance element, and method for manufacturing nonvolatile semiconductor memory device | |
US10242995B2 (en) | Drain select gate formation methods and apparatus | |
US20210296340A1 (en) | Semiconductor memory device including an asymmetrical memory core region | |
KR20190022320A (en) | Nor flash memory | |
US9929169B2 (en) | Semiconductor device and method for manufacturing the same | |
US9911749B2 (en) | Stacked 3D semiconductor memory structure | |
US9786677B1 (en) | Memory device having memory cells connected in parallel to common source and drain and method of fabrication | |
US20240112734A1 (en) | Select gate transistor with segmented channel fin | |
US20170077111A1 (en) | Nonvolatile semiconductor memory device and method of manufacturing the same | |
US10797069B2 (en) | Semiconductor memory device | |
US20160020225A1 (en) | Nonvolatile semiconductor memory device | |
US11211399B2 (en) | Electronic apparatus with an oxide-only tunneling structure by a select gate tier, and related methods | |
US20180137918A1 (en) | Method for operating memory array | |
JP2022147957A (en) | Semiconductor storage device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MACRONIX INTERNATIONAL CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHENG, CHENG-HSIEN;LEE, CHIH-WEI;KU, SHAW-HUNG;AND OTHERS;REEL/FRAME:036566/0813 Effective date: 20150914 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |