US20160372334A1 - SiARC REMOVAL WITH PLASMA ETCH AND FLUORINATED WET CHEMICAL SOLUTION COMBINATION - Google Patents
SiARC REMOVAL WITH PLASMA ETCH AND FLUORINATED WET CHEMICAL SOLUTION COMBINATION Download PDFInfo
- Publication number
- US20160372334A1 US20160372334A1 US14/743,511 US201514743511A US2016372334A1 US 20160372334 A1 US20160372334 A1 US 20160372334A1 US 201514743511 A US201514743511 A US 201514743511A US 2016372334 A1 US2016372334 A1 US 2016372334A1
- Authority
- US
- United States
- Prior art keywords
- layer
- patterned
- siarc
- hard mask
- opl
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000126 substance Substances 0.000 title abstract description 21
- 125000006850 spacer group Chemical group 0.000 claims abstract description 90
- 238000000034 method Methods 0.000 claims abstract description 48
- 238000005530 etching Methods 0.000 claims abstract description 26
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims abstract description 24
- 239000007789 gas Substances 0.000 claims abstract description 20
- KRKNYBCHXYNGOX-UHFFFAOYSA-N citric acid Chemical compound OC(=O)CC(O)(C(O)=O)CC(O)=O KRKNYBCHXYNGOX-UHFFFAOYSA-N 0.000 claims abstract description 18
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims abstract description 16
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 15
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 15
- 239000010703 silicon Substances 0.000 claims abstract description 15
- 238000000059 patterning Methods 0.000 claims abstract description 14
- 239000007864 aqueous solution Substances 0.000 claims abstract description 12
- 239000006117 anti-reflective coating Substances 0.000 claims abstract description 10
- 238000012546 transfer Methods 0.000 claims abstract description 10
- 229910001873 dinitrogen Inorganic materials 0.000 claims abstract description 8
- 239000002184 metal Substances 0.000 claims description 65
- 239000000463 material Substances 0.000 claims description 64
- 150000004767 nitrides Chemical class 0.000 claims description 59
- 229920002120 photoresistant polymer Polymers 0.000 claims description 28
- 239000003989 dielectric material Substances 0.000 claims description 24
- 239000004065 semiconductor Substances 0.000 claims description 24
- 239000000758 substrate Substances 0.000 claims description 9
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 7
- 229910052799 carbon Inorganic materials 0.000 claims description 7
- RTZKZFJDLAIYFH-UHFFFAOYSA-N Diethyl ether Chemical compound CCOCC RTZKZFJDLAIYFH-UHFFFAOYSA-N 0.000 claims description 6
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 claims description 5
- 229910052731 fluorine Inorganic materials 0.000 claims description 5
- 239000011737 fluorine Substances 0.000 claims description 5
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims description 5
- 239000008367 deionised water Substances 0.000 claims description 4
- 229910021641 deionized water Inorganic materials 0.000 claims description 4
- 238000000151 deposition Methods 0.000 claims description 4
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 3
- 239000004642 Polyimide Substances 0.000 claims description 3
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 3
- 229920000412 polyarylene Polymers 0.000 claims description 3
- 229920001721 polyimide Polymers 0.000 claims description 3
- 229910010282 TiON Inorganic materials 0.000 claims description 2
- NBVXSUQYWXRMNV-UHFFFAOYSA-N fluoromethane Chemical compound FC NBVXSUQYWXRMNV-UHFFFAOYSA-N 0.000 claims description 2
- 238000001878 scanning electron micrograph Methods 0.000 description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- 238000005229 chemical vapour deposition Methods 0.000 description 8
- 229910052814 silicon oxide Inorganic materials 0.000 description 8
- 239000011295 pitch Substances 0.000 description 6
- 238000004528 spin coating Methods 0.000 description 6
- 238000000231 atomic layer deposition Methods 0.000 description 5
- 239000002253 acid Substances 0.000 description 4
- 229910052757 nitrogen Inorganic materials 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 239000012535 impurity Substances 0.000 description 3
- 238000005240 physical vapour deposition Methods 0.000 description 3
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 3
- 230000005855 radiation Effects 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 238000013459 approach Methods 0.000 description 2
- 238000004380 ashing Methods 0.000 description 2
- 239000005380 borophosphosilicate glass Substances 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 239000001257 hydrogen Substances 0.000 description 2
- 229910052739 hydrogen Inorganic materials 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- 238000007704 wet chemistry method Methods 0.000 description 2
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 1
- 229910003481 amorphous carbon Inorganic materials 0.000 description 1
- 230000003667 anti-reflective effect Effects 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 150000001721 carbon Chemical class 0.000 description 1
- 239000000460 chlorine Substances 0.000 description 1
- 229910052801 chlorine Inorganic materials 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229940104869 fluorosilicate Drugs 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 238000004321 preservation Methods 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- 229920005573 silicon-containing polymer Polymers 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
- H01L21/0274—Photolithographic processes
- H01L21/0276—Photolithographic processes using an anti-reflective coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0332—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/3115—Doping the insulating layers
Definitions
- the present application relates to the fabrication of semiconductor structures and, more particularly to a method of removing a silicon-containing antireflective coating (SiARC) layer in a sidewall image transfer (SIT) patterning process without causing a height loss of spacers.
- SiARC silicon-containing antireflective coating
- SIT sidewall image transfer
- SIT Sidewall Image Transfer
- OPL organic planarization layer
- SiARC silicon-containing antireflective coating
- photoresist layer is applied over the SIT spacers. The block mask is then patterned to form a blocked area and an unblocked area.
- the unblock area corresponds to a region where the spacer defined pattern is transferred to an underlying metal nitride hard mask layer and eventually to the substrate.
- the patterned SiARC layer needs to be removed before patterning the metal nitride hard mask layer using the exposed spacers as an etch mask.
- etching the SiARC layer selective to the spacers exposed in the unblocked area can be a challenge.
- silicon oxide formed by a low temperature in-situ radical assisted deposition (iRAD) is commonly employed as the spacer material.
- fluorine-based chemistry that are suitable for SiARC removal also etch the spacers because iRAD silicon oxide and SiARC have similar material properties and are etched at similar rates.
- This inadvertent etching of the oxide-based spacers can reduce the spacer heights.
- the relatively short spacers results in a poor metal hard mask etching profile, which leads to a non-uniformity during the trench and via pattering subsequently performed.
- the present application provides a method that allows effective removal of a SiARC layer in a block mask after defining an unblock area in a SIT patterning process without causing a height loss of the SIT spacers.
- the method includes first modifying the SiARC layer with a dry etch utilizing an etching gas comprising a nitrogen gas followed by treating the modified SiARC layer with a wet chemical etch utilizing an aqueous solution including dilute hydrofluoric acid and citric acid.
- a method of forming a semiconductor structure includes first forming a plurality of sidewall image transfer (SIT) spacers over a metal nitride hard mask layer located over at least one underlying material layer. Next, a patterned stack that includes a patterned silicon-containing antireflective coating (SiARC) layer overlying a patterned organic planarization layer (OPL) is formed over the SIT spacers and the metal nitride hard mask layer. The patterned stack exposes at least one portion of the plurality of SIT spacers.
- SiARC silicon-containing antireflective coating
- OPL organic planarization layer
- the modified patterned SiARC layer is treated with an aqueous solution including dilute hydrofluoric acid to remove the modified patterned SiARC layer from a top surface of the patterned OPL.
- the method includes first forming a plurality of sidewall image transfer (SIT) spacers over a metal nitride hard mask layer, wherein the metal nitride hard mask layer is located over a dielectric hard mask layer overlying at least one underlying material layer.
- a patterned stack that comprises a patterned silicon-containing antireflective coating (SiARC) layer overlying a patterned organic planarization layer (OPL) is formed over the SIT spacers and the metal nitride hard mask layer.
- the patterned stack exposes at least one portion of the plurality of SIT spacers.
- the metal nitride hard mask layer is patterned employing the exposed portion of the plurality of SIT spacers as an etch mask.
- the modified patterned SiARC layer is treated with an aqueous solution comprising dilute hydrofluoric acid to remove the modified patterned SiARC layer from a top surface of the patterned OPL.
- FIG. 1 is a cross-sectional view of an exemplary semiconductor structure after forming a material stack including, from bottom to top, a dielectric cap layer, a dielectric material layer, a dielectric hard mask layer, a metal nitride hard mask layer, a mandrel material layer, a mandrel cap layer, a first organic planarization layer (OPL), a first silicon-containing antireflective (SiARC) layer and a first photoresist layer containing a first pattern therein over a substrate according to an embodiment of present application.
- OPL organic planarization layer
- SiARC silicon-containing antireflective
- FIG. 2 is a cross-sectional view of the exemplary semiconductor structure of FIG. 1 after transferring the first pattern into the first SiARC layer and the first OPL to provide a patterned first SiARC layer and a patterned first OPL.
- FIG. 3 is a cross-sectional view of the exemplary semiconductor structure of FIG. 2 after forming vertical stacks of mandrel caps and mandrel structures.
- FIG. 4 is a cross-sectional view of the exemplary semiconductor structure of FIG. 3 after conformally depositing a spacer material layer over the vertical stacks of mandrel caps and mandrel structures and the metal nitride hard mask layer.
- FIG. 5 is a cross-sectional view of the exemplary semiconductor structure of FIG. 4 after forming spacers.
- FIG. 6 is a cross-sectional view of the exemplary semiconductor structure of FIG. 5 after forming a second OPL over the spacers and the metal nitride hard mask layer, a second SiARC layer over the second OPL and a second photoresist layer containing a second pattern therein over the second SiARC.
- FIG. 7 is a cross-sectional view of the exemplary semiconductor structure of FIG. 6 after transferring the second pattern in the second photoresist layer into the second SiARC layer and the second OPL to provide a patterned second SiARC layer and a patterned second OPL.
- FIG. 8 is a cross-sectional view of the exemplary semiconductor structure of FIG. 7 after removing the patterned second SiARC layer utilizing a combination of a dry etch and a wet chemical etch.
- FIG. 9A is a scanning electron microscope (SEM) image illustrating a dimension of a SIT spacer before applying the combination of the dry etch and the wet chemical etch to the patterned second SiARC layer.
- SEM scanning electron microscope
- FIG. 9B is a SEM image illustrating the dimension of the SIT spacer after applying the combination of the dry etch and the wet chemical etch to partially remove the patterned second SiARC layer.
- FIG. 9C is a SEM image illustrating the dimension of the SIT spacer after completely removing the patterned second SiARC layer employing the combination of the dry etch and the wet chemical etch of the present application.
- FIG. 10 is a cross-sectional view of the exemplary semiconductor structure of FIG. 8 after etching the metal nitride hard mask layer using the spacers as an etch mask.
- FIG. 11A is a SEM image illustrating a metal hard mask pattern obtained by using spacers of the present application as an etch mask, wherein the combination of the dry etch and the wet chemical etch of the present application employed to remove the SiARC material does not reduce the heights of the spacers.
- FIG. 11B is a SEM image illustrating a metal hard mask pattern profile obtained by using spacers of the prior art as an etch mask, wherein the dry etch employed in the conventional process to remove the SiARC material reduces the heights of the spacers.
- FIG. 12 is a cross-sectional view of the exemplary semiconductor structure of FIG. 10 after forming line trenches in the dielectric material layer.
- FIG. 13 is a cross-sectional view of a variation of the exemplary semiconductor structure of FIG. 7 after pattering the metal nitride hard mask layer using the spacers as an etch mask.
- an exemplary semiconductor structure includes a substrate 10 and a stack of material layers formed thereupon.
- the substrate 10 may include a semiconductor substrate having semiconductor devices (not shown) therein.
- the semiconductor devices can include, for example, field effect transistors, junction transistors, diodes, resistors, capacitors, inductors, or any other semiconductor device known in the art.
- the substrate 10 may include contact-level dielectric material layers (not shown) and/or interconnect level dielectric material layers (not shown) as well as embedded contact via structures (not shown) and/or embedded wiring level metal interconnect structures.
- the topmost portion of the substrate 10 can include a semiconductor material such as single crystalline silicon.
- the material layer stack formed on the substrate 10 may include, for example, an optional dielectric cap layer 20 L, a dielectric material layer 30 L, a dielectric hard mask layer 40 L, a metal nitride hard mask layer 50 L, a mandrel material layer 60 L, an optional mandrel cap layer 62 L, a first organic planarizing layer (OPL) 72 L, and a first silicon-containing antireflective coating (ARC) layer.
- an optional dielectric cap layer 20 L a dielectric material layer 30 L, a dielectric hard mask layer 40 L, a metal nitride hard mask layer 50 L, a mandrel material layer 60 L, an optional mandrel cap layer 62 L, a first organic planarizing layer (OPL) 72 L, and a first silicon-containing antireflective coating (ARC) layer.
- OPL organic planarizing layer
- ARC silicon-containing antireflective coating
- the optional dielectric cap layer 20 L can protect an underlying structure from impurities that may diffuse down from upper levels, and can function as a diffusion barrier layer that prevents vertical diffusion of metallic impurities, moisture, or other gaseous impurities.
- the optional dielectric cap layer 20 L may include, for example, silicon nitride, silicon oxynitride, silicon carbide, nitrogen and hydrogen doped silicon carbide (SiCNH), or a combination thereof.
- the optional dielectric cap layer 20 L may be formed, for example, by chemical vapor deposition (CVD) or atomic layer deposition (ALD).
- the thickness of the optional dielectric cap layer 20 L can be from 10 nm to 30 nm, although lesser and greater thicknesses can also be employed.
- the dielectric material layer 30 L may include a low-k dielectric material.
- low-k denotes a dielectric material having a dielectric constant that 4.0 or less.
- Exemplary low-k dielectric materials include, but are not limited to, silicon oxide, organosilicates, silsequioxanes, undoped silicate glass (USG), fluorosilicate glass (FSG), borophosphosilicate glass (BPSG), and hydrogenated carbon doped silicon oxide (SiCOH).
- the dielectric material layer 30 L may be formed by CVD, plasma enhanced chemical vapor deposition (PECVD) or spin coating.
- PECVD plasma enhanced chemical vapor deposition
- the thickness of the dielectric material layer 30 L can be from 100 nm to 1,000 nm, although lesser and greater thicknesses can also be employed.
- the dielectric hard mask layer 40 L may include a dielectric material, which can be silicon oxide, silicon nitride, silicon oxynitride, organosilicate, or a combination thereof.
- the dielectric hard mask layer 40 L may be formed, for example, by PECVD, CVD or ALD.
- the thickness of the dielectric hard mask layer 40 L can be from 15 nm to 50 nm, although lesser and greater thicknesses can also be employed.
- the metal nitride hard mask layer 50 L may include TiN, TiON, TaN, WN, BN, a combination thereof, or a stack thereof. In one embodiment, the metal nitride hard mask layer 50 L is composed of TiN.
- the metal nitride hard mask layer 50 L may be formed, for example, by CVD, physical vapor deposition (PVD), ALD, or a combination thereof.
- the thickness of the metal nitride hard mask layer 50 L can be from 10 nm to 60 nm, although lesser and greater thicknesses can also be employed.
- the mandrel material layer 60 L may include any material that can be removed selective to the materials of the metal nitride hard mask layer 50 L and a spacer material layer subsequently formed.
- the mandrel material layer 60 includes spin-on carbon (SOC), diamond-like carbon, polyarylene ether, or polyimide, amorphous carbon.
- SOC spin-on carbon
- the mandrel material layer 60 L may be deposited, for example, by CVD or spin coating.
- the thickness of the mandrel material layer 60 L can be from 30 nm to 300 nm, although lesser and greater thicknesses can also be employed.
- the optional mandrel cap layer 62 L may include a dielectric material such as, for example, silicon nitride, silicon oxide, or silicon oxynitride and may be formed by CVD or PVD.
- the thickness of the mandrel cap layer 62 L can be from 10 nm to 50 nm, although lesser and greater thicknesses can also be employed.
- the first OPL 72 L may include a self-planarizing organic planarization material, which can be a polymer layer with sufficiently low viscosity so that the top surface of the first OPL 72 L is a planar horizontal surface.
- the self-planarizing organic planarization material can be any material employed for an organic planarization layer in trilayer lithography methods known in the art, such as, for example, spin-on carbon (SOC), diamond-like carbon, polyarylene ether, or polyimide.
- SOC spin-on carbon
- the first OPL 72 L may be formed, for example, by spin coating.
- the thickness of the first OPL 72 L can be from 10 nm to 200 nm, although lesser and greater thicknesses can also be employed.
- the first SiARC layer 74 L may include a silicon-containing polymer. In one embodiment, the first SiARC layer 74 L comprises silicon at an atomic concentration from 1% to 50%. The first SiARC layer 74 L may be applied, for example, by spin coating. The thickness of the first SiARC layer 74 L can be from 10 nm to 150 nm, although lesser and greater thicknesses can also be employed.
- a first photoresist layer containing a first pattern (herein referred to as a patterned first photoresist layer 76 ) is formed on the top surface of the first SiARC layer 74 L.
- the first photoresist layer (not shown) may be formed, for example, by spin coating.
- the thickness of the first photoresist layer can be from 200 nm to 600 nm, although lesser and greater thicknesses can also be employed.
- the first photoresist layer can be a layer of a photoresist sensitive to deep-ultraviolet (DUV) radiation, extreme ultraviolet (EUV), or mid-ultraviolet (MUV) radiation as known in the art, or can be an e-beam resist that is sensitive to radiation of energetic electrons.
- DUV deep-ultraviolet
- EUV extreme ultraviolet
- UUV mid-ultraviolet
- the first photoresist layer is lithographically patterned to form the first pattern therein.
- the first pattern can be a line pattern including multiple parallel lines that define mandrel structures subsequently formed.
- the multiple parallel lines can have the same width and the same pitch.
- the width of the multiple parallel lines can be from 10 nm to 50 nm, although lesser and greater widths can also be employed.
- the pitch of the multiple parallel lines is a lithographic pitch, i.e., a pitch that can be printed by a single lithographic exposure employing a commercially available lithography tool and photoresist.
- the pitch of the multiple parallel lines can be from 50 nm to 200 nm, although lesser and greater pitches can also be employed.
- the first pattern in the first photoresist layer is transferred through the first SiARC layer 74 L and the first OPL 72 L by a pattern transfer etch, which can be an anisotropic etch.
- the pattern transfer etch can be a reactive ion etch (RIE) that removes the materials of the first SiARC layer 74 L and the first OPL 72 L selective to the material of the mandrel cap layer 62 L, if present, or the mandrel material layer 60 .
- the remaining portions of the first SiARC layer 74 L constitute the patterned first SiARC layer 74 .
- the remaining portions of the first OPL 72 L constitute the patterned first OPL layer 72 .
- the patterned first photoresist layer 76 may be removed by a conventional strip process such as, for example, ashing.
- mandrel structures 60 are formed by employed the patterned first SiARC layer 74 and the patterned first OPL 72 as an etch mask.
- each mandrel structure 60 may have a mandrel cap 62 located atop the mandrel structure 60 if the mandrel cap layer 62 L is present in the structure.
- the mandrel structures 60 and the mandrel cap 62 may be formed by removing portions of the mandrel material layer 60 L and the mandrel cap layer 62 L, if present, that are not covered by the patterned first SiARC layer 74 and the patterned first OPL 72 by at least one etch, which can be a dry etch or a wet chemical etch.
- RIE may be employed to remove the exposed portions of the mandrel cap layer 62 L, if present, or the mandrel material layer 60 L selective to the metal nitride hard mask layer 50 L. Remaining portions of the mandrel material layer 60 L constitute the mandrel structures 60 .
- the patterned first SiARC layer 74 and the patterned first OPL 72 may be removed by a dry etch or a wet chemical etch.
- a spacer material layer 80 L is conformally deposited over vertical stacks of mandrel structures 60 and the mandrel cap 62 , if present, and exposed surfaces of the metal nitride hard mask layer 50 L.
- the spacer material layer 80 L may include a iRAD material such as, for example a iRAD silicon oxide and may be formed by a conformal deposition process, such as, for example, ALD or CVD.
- the thickness of the spacer material layer 80 L may vary depending upon the desired width of final structures to be formed, and can be from 5 nm to 50 nm, although lesser and greater thicknesses can also be employed.
- spacers 80 horizontal portions of the spacer material layer 80 L are removed to provide spacers 80 (also referred to as SIT spacers).
- Each spacer 80 comprises a remaining portion of the spacer material layer 80 L on each sidewall of vertical stacks of mandrel structures 60 and the mandrel cap 62 , if present.
- the removal of the horizontal portions of the spacer material layer 80 L can be achieved utilizing an anisotropic dry etch, such as, for example, RIE.
- each spacer 80 After removal of the horizontal portions of the spacer material layer 80 L, the topmost surface of each vertical stack of mandrel structure 60 and the mandrel cap 62 , if present is exposed and is coplanar with a topmost surface of each spacer 80 .
- a width of each spacer 80 as measured at its base, can be from 5 nm to 50 nm, although lesser and greater thicknesses can also be employed.
- the mandrel structures 60 and the mandrel cap 62 are removed from the structure, thus leaving spacers 80 protruding from the top surface of the metal nitride hard mask layer 50 L.
- the mandrel structures 60 and the mandrel caps 62 may be removed by at least one etch, which can be a dry etch or a wet chemical wet, selective to the materials of the spacers 80 and the metal nitride hard mask layer 50 L.
- the at least one etching process can be an anisotropic or an isotropic etch.
- a block mask including, from bottom to top, a second OPL 92 L, a second SiARC layer 94 L and a second photoresist layer (not shown) is applied over the metal nitride hard mask layer 50 L and the SIT spacers 80 by spin coating.
- the second photoresist layer is lithographically patterned to form a second pattern therein.
- the remaining portions of the second photoresist layer constitute the patterned second photoresist layer.
- the second pattern includes at least one opening.
- the at least one opening defines an unblocked area.
- the spacers 80 underlying the unblocked area are employed as an etch mask for the subsequent etching of the metal nitride hard mask layer 50 L.
- the area that is covered by the remaining portions of the second photoresist layer (herein referred to as the patterned second photoresist layer 96 ) after lithographic exposure and development is referred to as the blocked area.
- the second pattern is transferred into the second SiARC layer 94 L and the OPL 92 L.
- the second SiARC layer 94 L and the OPL 92 L may be etched by an anisotropic etch that employs the patterned second photoresist layer 96 as an etch mask.
- the anisotropic etch can be a dry etch such as, for example, RIE.
- Portions of the second SiARC layer 94 L and the underlying OPL 92 L that are exposed in the unblocked area are thus removed selective to the materials of the spacers 80 and the metal nitride hard mask layer 50 L.
- the remaining portions of the second SiARC layer 94 L constitute the patterned second SiARC layer 94 .
- the remaining portions of the second OPL 92 L constitute the patterned second OPL 92 . If not consumed during the etching of the second SiARC layer 94 L and the OPL 92 L, after transferring the second pattern into the second SiARC layer 94 L and the OPL 92 L, the patterned second photoresist layer 96 may be removed by ashing.
- the patterned second SiARC layer 94 is removed employing a combination of a dry etch and a wet chemical etch.
- a dry etch is performed to modify the patterned second SiARC layer 94 by exposing the patterned second SiARC layer 94 to an etching gas containing a nitrogen gas or a mixture of nitrogen and hydrogen gases.
- the etching gas incorporates nitrogen into the patterned second SiARC layer 94 to deplete carbon therein.
- the etching gas employed in the present application does not include a fluorine-containing gas, such as, for example, a fluorocarbon gas that is used in the conventional SiARC removal process
- the nitrogen-based dry etch chemistry employed in the present application does not etch the patterned second SiARC layer 94 and spacers 80 as in the case of the conventional SiARC removal process; rather it only modifies the SiARC material so the patterned second SiARC layer 94 can be removed with a wet chemistry subsequently performed.
- Such wet chemistry removes the patterned second SiARC layer 94 selective to the spacers 80 .
- the modified patterned second SiARC layer 94 is removed selective to the metal nitride hard mask layer 50 L, the patterned second OPL 92 and the spacers 80 by a wet chemical etch employing an aqueous solution of dilute hydrofluoric (HF) acid and citric acid.
- HF dilute hydrofluoric
- ultra-dilute HF acid is used.
- the term “ultra-dilute” means 1 part hydrofluoric acid mixed with at least 100 parts of deionized water.
- the ratio between the HF acid and the deionized water can be in the range of 1:50 to 1:10000.
- the citric acid concentration can be from 0.1 wt % to 2 wt %.
- the ultra dilute HF acid is about one part of HF to 1300 parts water, and the aqueous solution includes 1 wt % of citric acid.
- the temperature of the aqueous solution during the wet chemical etch can be from 20° C. to 70° C.
- the combined dry and wet etch chemistries of the present application do not attack the spacers 80 exposed in the unblocked area, thus preventing the dimension change of the spacers encountered in the conventional SiARC removal process.
- FIG. 9A is a SEM image showing a dimension of a spacer 80 before removing the patterned second SiARC layer 94 .
- FIG. 9B is a SEM image showing the dimension of the spacer 80 after partial removal of the patterned second SiARC layer 94 employing the combination of the dry etch and the wet chemical etch of the present application.
- FIG. 9C is a SEM image showing the dimension of the spacer 80 after complete removal of the patterned second SiARC layer 94 employing the combination of the dry etch and the wet chemical etch of the present application.
- the dimensions of the spacer 80 remain the same before, and after, the SiARC removal process.
- the combined etch chemistries of the present application can remove the SiARC material without causing any spacer oxide loss.
- the metal nitride hard mask layer 50 L is etched by an anisotropic etch using the spacers 80 exposed in the unblocked area as an etch mask.
- the anisotropic etch can be a dry etch or a wet chemical etch that removes the material of the metal nitride hard mask layer 50 L selective to the dielectric hard mask layer 40 L.
- a chlorine-containing gas can be employed to etch the metal nitride hard mask layer 50 L.
- the remaining portions of the metal nitride hard mask layer 50 L constitute the patterned metal nitride hard mask layer 50 .
- the patterned OPL 92 and the spacers 80 may be removed, for example, by a dry etch or a wet chemical etch.
- FIGS. 11A and 11B SEM images are provided to compare the metal hard mask pattern profile ( FIG. 11A ) of the present application in which the SiARC material is removed by a combination of a dry etch and a wet chemical etch to that of the metal hard mask pattern profile ( FIG. 11B ) of the conventional SIT patterning process in which the SiARC material is removed by a fluorine-based dry etch.
- the SEM image of FIG. 11A shows that the pattern that is formed in the metal nitride hard mask layer 50 L has the desired profile due to the better preservation of the spacers 80 in the unblocked area. In comparison and as shown in FIG.
- the conventional fluorine-based dry etch simultaneously etch the spacers exposed in the unblocked areas when removing the SiARC material, thus the heights of the spacers exposed in the unblocked areas are reduced. This leads to the overetch of the metal nitride hard mask layer. As a result, a poor pattern profile is obtained in the metal nitride hard mask layer.
- the pattern in the metal nitride hard mask layer 50 L is transferred into the underlying dielectric layers, i.e., the dielectric hard mask layer 40 L and the dielectric material layer 30 L by at least one etch that employs the patterned metal nitride hard mask layer 50 as an etch mask.
- the remaining portions of the dielectric hard mask layer 40 L constitute the patterned dielectric hard mask layer 40 .
- the remaining portions of the dielectric material layer 30 L constitute the patterned dielectric material layer 30 .
- the patterned metal nitride hard mask layer 50 and the patterned dielectric hard mask layer 40 may be removed by a recess etch or a planarization process such as, for example, by chemical mechanical polishing (CMP). Line trenches 98 are thus formed in the dielectric material layer 30 L.
- CMP chemical mechanical polishing
- a conductive material layer (not shown) may be deposited in the line trenches 98 and planarized to provide interconnect structures (not shown).
- a variation of the exemplary semiconductor structure can be derived from the exemplary semiconductor structure of FIG. 7 by patterning the metal nitride hard mask layer 50 L prior to the removal of the patterned second SiARC layer 94 by performing the processing steps of FIG. 10 .
- the patterning of the metal nitride hard mask layer 50 L exposes portions of the dielectric material hard mask layer 40 L.
- processing steps of FIGS. 8 and 12 can be performed to remove the patterned second SiARC layer 94 and to etch the dielectric material hard mask layer 40 L and the dielectric material layer 30 L, thus forming line trenches 98 in the dielectric material layer 30 L.
- the combined dry and wet etch chemistries of the present application can remove the SiARC material without attacking the exposed portions of the dielectric hard mask layer 40 L.
Abstract
Description
- The present application relates to the fabrication of semiconductor structures and, more particularly to a method of removing a silicon-containing antireflective coating (SiARC) layer in a sidewall image transfer (SIT) patterning process without causing a height loss of spacers.
- Sidewall Image Transfer (SIT) is a process that doubles the density of a line pattern and is thereby very important to continued silicon technology scaling. The SIT process conventionally involves a conformal deposition of a spacer material layer over a previously patterned SIT mandrel followed by etching back the spacer material layer to form spacers on the sidewalls of the mandrels. The mandrels are then removed, leaving behind only the spacers. In certain applications, a block mask including a stack of an organic planarization layer (OPL), a silicon-containing antireflective coating (SiARC) layer, and a photoresist layer is applied over the SIT spacers. The block mask is then patterned to form a blocked area and an unblocked area. The unblock area corresponds to a region where the spacer defined pattern is transferred to an underlying metal nitride hard mask layer and eventually to the substrate. Once the block mask is patterned to expose spacers in the unblocked region, the patterned SiARC layer needs to be removed before patterning the metal nitride hard mask layer using the exposed spacers as an etch mask.
- However, etching the SiARC layer selective to the spacers exposed in the unblocked area can be a challenge. For example, silicon oxide formed by a low temperature in-situ radical assisted deposition (iRAD) is commonly employed as the spacer material. In such a situation, dry etches employing fluorine-based chemistry that are suitable for SiARC removal also etch the spacers because iRAD silicon oxide and SiARC have similar material properties and are etched at similar rates. This inadvertent etching of the oxide-based spacers can reduce the spacer heights. The relatively short spacers results in a poor metal hard mask etching profile, which leads to a non-uniformity during the trench and via pattering subsequently performed. As such, there remains a need to develop a novel approach that allows removal of the SiARC layer with enhanced etch selectivity relative to the silicon oxide-based spacers.
- The present application provides a method that allows effective removal of a SiARC layer in a block mask after defining an unblock area in a SIT patterning process without causing a height loss of the SIT spacers. The method includes first modifying the SiARC layer with a dry etch utilizing an etching gas comprising a nitrogen gas followed by treating the modified SiARC layer with a wet chemical etch utilizing an aqueous solution including dilute hydrofluoric acid and citric acid.
- In one aspect of the present application, a method of forming a semiconductor structure is provided. In one embodiment, the method includes first forming a plurality of sidewall image transfer (SIT) spacers over a metal nitride hard mask layer located over at least one underlying material layer. Next, a patterned stack that includes a patterned silicon-containing antireflective coating (SiARC) layer overlying a patterned organic planarization layer (OPL) is formed over the SIT spacers and the metal nitride hard mask layer. The patterned stack exposes at least one portion of the plurality of SIT spacers. After exposing the patterned SiARC layer to an etching gas including a nitrogen gas to modify the patterned SiARC layer, the modified patterned SiARC layer is treated with an aqueous solution including dilute hydrofluoric acid to remove the modified patterned SiARC layer from a top surface of the patterned OPL.
- In another embodiment, the method includes first forming a plurality of sidewall image transfer (SIT) spacers over a metal nitride hard mask layer, wherein the metal nitride hard mask layer is located over a dielectric hard mask layer overlying at least one underlying material layer. A patterned stack that comprises a patterned silicon-containing antireflective coating (SiARC) layer overlying a patterned organic planarization layer (OPL) is formed over the SIT spacers and the metal nitride hard mask layer. The patterned stack exposes at least one portion of the plurality of SIT spacers. Next, the metal nitride hard mask layer is patterned employing the exposed portion of the plurality of SIT spacers as an etch mask. After exposing the patterned SiARC layer to an etching gas comprising a nitrogen gas to modify the patterned SiARC layer, the modified patterned SiARC layer is treated with an aqueous solution comprising dilute hydrofluoric acid to remove the modified patterned SiARC layer from a top surface of the patterned OPL.
-
FIG. 1 is a cross-sectional view of an exemplary semiconductor structure after forming a material stack including, from bottom to top, a dielectric cap layer, a dielectric material layer, a dielectric hard mask layer, a metal nitride hard mask layer, a mandrel material layer, a mandrel cap layer, a first organic planarization layer (OPL), a first silicon-containing antireflective (SiARC) layer and a first photoresist layer containing a first pattern therein over a substrate according to an embodiment of present application. -
FIG. 2 is a cross-sectional view of the exemplary semiconductor structure ofFIG. 1 after transferring the first pattern into the first SiARC layer and the first OPL to provide a patterned first SiARC layer and a patterned first OPL. -
FIG. 3 is a cross-sectional view of the exemplary semiconductor structure ofFIG. 2 after forming vertical stacks of mandrel caps and mandrel structures. -
FIG. 4 is a cross-sectional view of the exemplary semiconductor structure ofFIG. 3 after conformally depositing a spacer material layer over the vertical stacks of mandrel caps and mandrel structures and the metal nitride hard mask layer. -
FIG. 5 is a cross-sectional view of the exemplary semiconductor structure ofFIG. 4 after forming spacers. -
FIG. 6 is a cross-sectional view of the exemplary semiconductor structure ofFIG. 5 after forming a second OPL over the spacers and the metal nitride hard mask layer, a second SiARC layer over the second OPL and a second photoresist layer containing a second pattern therein over the second SiARC. -
FIG. 7 is a cross-sectional view of the exemplary semiconductor structure ofFIG. 6 after transferring the second pattern in the second photoresist layer into the second SiARC layer and the second OPL to provide a patterned second SiARC layer and a patterned second OPL. -
FIG. 8 is a cross-sectional view of the exemplary semiconductor structure ofFIG. 7 after removing the patterned second SiARC layer utilizing a combination of a dry etch and a wet chemical etch. -
FIG. 9A is a scanning electron microscope (SEM) image illustrating a dimension of a SIT spacer before applying the combination of the dry etch and the wet chemical etch to the patterned second SiARC layer. -
FIG. 9B is a SEM image illustrating the dimension of the SIT spacer after applying the combination of the dry etch and the wet chemical etch to partially remove the patterned second SiARC layer. -
FIG. 9C is a SEM image illustrating the dimension of the SIT spacer after completely removing the patterned second SiARC layer employing the combination of the dry etch and the wet chemical etch of the present application. -
FIG. 10 is a cross-sectional view of the exemplary semiconductor structure ofFIG. 8 after etching the metal nitride hard mask layer using the spacers as an etch mask. -
FIG. 11A is a SEM image illustrating a metal hard mask pattern obtained by using spacers of the present application as an etch mask, wherein the combination of the dry etch and the wet chemical etch of the present application employed to remove the SiARC material does not reduce the heights of the spacers. -
FIG. 11B is a SEM image illustrating a metal hard mask pattern profile obtained by using spacers of the prior art as an etch mask, wherein the dry etch employed in the conventional process to remove the SiARC material reduces the heights of the spacers. -
FIG. 12 is a cross-sectional view of the exemplary semiconductor structure ofFIG. 10 after forming line trenches in the dielectric material layer. -
FIG. 13 is a cross-sectional view of a variation of the exemplary semiconductor structure ofFIG. 7 after pattering the metal nitride hard mask layer using the spacers as an etch mask. - The present application will now be described in greater detail by referring to the following discussion and drawings that accompany the present application. It is noted that the drawings of the present application are provided for illustrative purposes only and, as such, the drawings are not drawn to scale. It is also noted that like and corresponding elements are referred to by like reference numerals.
- In the following description, numerous specific details are set forth, such as particular structures, components, materials, dimensions, processing steps and techniques, in order to provide an understanding of the various embodiments of the present application. However, it will be appreciated by one of ordinary skill in the art that the various embodiments of the present application may be practiced without these specific details. In other instances, well-known structures or processing steps have not been described in detail in order to avoid obscuring the present application.
- Referring to
FIG. 1 , an exemplary semiconductor structure according to an embodiment of the present application includes asubstrate 10 and a stack of material layers formed thereupon. In one embodiment, thesubstrate 10 may include a semiconductor substrate having semiconductor devices (not shown) therein. The semiconductor devices can include, for example, field effect transistors, junction transistors, diodes, resistors, capacitors, inductors, or any other semiconductor device known in the art. In another embodiment, thesubstrate 10 may include contact-level dielectric material layers (not shown) and/or interconnect level dielectric material layers (not shown) as well as embedded contact via structures (not shown) and/or embedded wiring level metal interconnect structures. Alternately, the topmost portion of thesubstrate 10 can include a semiconductor material such as single crystalline silicon. - The material layer stack formed on the
substrate 10 may include, for example, an optionaldielectric cap layer 20L, adielectric material layer 30L, a dielectrichard mask layer 40L, a metal nitridehard mask layer 50L, amandrel material layer 60L, an optionalmandrel cap layer 62L, a first organic planarizing layer (OPL) 72L, and a first silicon-containing antireflective coating (ARC) layer. - The optional
dielectric cap layer 20L, if present, can protect an underlying structure from impurities that may diffuse down from upper levels, and can function as a diffusion barrier layer that prevents vertical diffusion of metallic impurities, moisture, or other gaseous impurities. The optionaldielectric cap layer 20L may include, for example, silicon nitride, silicon oxynitride, silicon carbide, nitrogen and hydrogen doped silicon carbide (SiCNH), or a combination thereof. The optionaldielectric cap layer 20L may be formed, for example, by chemical vapor deposition (CVD) or atomic layer deposition (ALD). The thickness of the optionaldielectric cap layer 20L can be from 10 nm to 30 nm, although lesser and greater thicknesses can also be employed. - The
dielectric material layer 30L may include a low-k dielectric material. The term “low-k” denotes a dielectric material having a dielectric constant that 4.0 or less. Exemplary low-k dielectric materials include, but are not limited to, silicon oxide, organosilicates, silsequioxanes, undoped silicate glass (USG), fluorosilicate glass (FSG), borophosphosilicate glass (BPSG), and hydrogenated carbon doped silicon oxide (SiCOH). Thedielectric material layer 30L may be formed by CVD, plasma enhanced chemical vapor deposition (PECVD) or spin coating. The thickness of thedielectric material layer 30L can be from 100 nm to 1,000 nm, although lesser and greater thicknesses can also be employed. - The dielectric
hard mask layer 40L may include a dielectric material, which can be silicon oxide, silicon nitride, silicon oxynitride, organosilicate, or a combination thereof. The dielectrichard mask layer 40L may be formed, for example, by PECVD, CVD or ALD. The thickness of the dielectrichard mask layer 40L can be from 15 nm to 50 nm, although lesser and greater thicknesses can also be employed. - The metal nitride
hard mask layer 50L may include TiN, TiON, TaN, WN, BN, a combination thereof, or a stack thereof. In one embodiment, the metal nitridehard mask layer 50L is composed of TiN. The metal nitridehard mask layer 50L may be formed, for example, by CVD, physical vapor deposition (PVD), ALD, or a combination thereof. The thickness of the metal nitridehard mask layer 50L can be from 10 nm to 60 nm, although lesser and greater thicknesses can also be employed. - The
mandrel material layer 60L may include any material that can be removed selective to the materials of the metal nitridehard mask layer 50L and a spacer material layer subsequently formed. In one embodiment, themandrel material layer 60 includes spin-on carbon (SOC), diamond-like carbon, polyarylene ether, or polyimide, amorphous carbon. Themandrel material layer 60L may be deposited, for example, by CVD or spin coating. The thickness of themandrel material layer 60L can be from 30 nm to 300 nm, although lesser and greater thicknesses can also be employed. - The optional
mandrel cap layer 62L may include a dielectric material such as, for example, silicon nitride, silicon oxide, or silicon oxynitride and may be formed by CVD or PVD. The thickness of themandrel cap layer 62L can be from 10 nm to 50 nm, although lesser and greater thicknesses can also be employed. - The
first OPL 72L may include a self-planarizing organic planarization material, which can be a polymer layer with sufficiently low viscosity so that the top surface of thefirst OPL 72L is a planar horizontal surface. The self-planarizing organic planarization material can be any material employed for an organic planarization layer in trilayer lithography methods known in the art, such as, for example, spin-on carbon (SOC), diamond-like carbon, polyarylene ether, or polyimide. Thefirst OPL 72L may be formed, for example, by spin coating. The thickness of thefirst OPL 72L can be from 10 nm to 200 nm, although lesser and greater thicknesses can also be employed. - The
first SiARC layer 74L may include a silicon-containing polymer. In one embodiment, thefirst SiARC layer 74L comprises silicon at an atomic concentration from 1% to 50%. Thefirst SiARC layer 74L may be applied, for example, by spin coating. The thickness of thefirst SiARC layer 74L can be from 10 nm to 150 nm, although lesser and greater thicknesses can also be employed. - A first photoresist layer containing a first pattern (herein referred to as a patterned first photoresist layer 76) is formed on the top surface of the
first SiARC layer 74L. The first photoresist layer (not shown) may be formed, for example, by spin coating. The thickness of the first photoresist layer can be from 200 nm to 600 nm, although lesser and greater thicknesses can also be employed. The first photoresist layer can be a layer of a photoresist sensitive to deep-ultraviolet (DUV) radiation, extreme ultraviolet (EUV), or mid-ultraviolet (MUV) radiation as known in the art, or can be an e-beam resist that is sensitive to radiation of energetic electrons. - The first photoresist layer is lithographically patterned to form the first pattern therein. The first pattern can be a line pattern including multiple parallel lines that define mandrel structures subsequently formed. In one embodiment, the multiple parallel lines can have the same width and the same pitch. The width of the multiple parallel lines can be from 10 nm to 50 nm, although lesser and greater widths can also be employed. The pitch of the multiple parallel lines is a lithographic pitch, i.e., a pitch that can be printed by a single lithographic exposure employing a commercially available lithography tool and photoresist. In one embodiment, the pitch of the multiple parallel lines can be from 50 nm to 200 nm, although lesser and greater pitches can also be employed.
- Referring to
FIG. 2 , the first pattern in the first photoresist layer is transferred through thefirst SiARC layer 74L and thefirst OPL 72L by a pattern transfer etch, which can be an anisotropic etch. In one embodiment, the pattern transfer etch can be a reactive ion etch (RIE) that removes the materials of thefirst SiARC layer 74L and thefirst OPL 72L selective to the material of themandrel cap layer 62L, if present, or themandrel material layer 60. The remaining portions of thefirst SiARC layer 74L constitute the patternedfirst SiARC layer 74. The remaining portions of thefirst OPL 72L constitute the patternedfirst OPL layer 72. After transferring the first pattern into thefirst SiARC layer 74L and thefirst OPL 72L, the patternedfirst photoresist layer 76 may be removed by a conventional strip process such as, for example, ashing. - Referring to
FIG. 3 ,mandrel structures 60 are formed by employed the patternedfirst SiARC layer 74 and the patternedfirst OPL 72 as an etch mask. In some embodiments of the present application, eachmandrel structure 60 may have amandrel cap 62 located atop themandrel structure 60 if themandrel cap layer 62L is present in the structure. - The
mandrel structures 60 and themandrel cap 62, if present, may be formed by removing portions of themandrel material layer 60L and themandrel cap layer 62L, if present, that are not covered by the patternedfirst SiARC layer 74 and the patternedfirst OPL 72 by at least one etch, which can be a dry etch or a wet chemical etch. In one embodiment, RIE may be employed to remove the exposed portions of themandrel cap layer 62L, if present, or themandrel material layer 60L selective to the metal nitridehard mask layer 50L. Remaining portions of themandrel material layer 60L constitute themandrel structures 60. Remaining portions of themandrel cap layer 62L constitute the mandrel caps 62. After forming themandrel structures 60, the patternedfirst SiARC layer 74 and the patternedfirst OPL 72 may be removed by a dry etch or a wet chemical etch. - Referring to
FIG. 4 , aspacer material layer 80L is conformally deposited over vertical stacks ofmandrel structures 60 and themandrel cap 62, if present, and exposed surfaces of the metal nitridehard mask layer 50L. Thespacer material layer 80L may include a iRAD material such as, for example a iRAD silicon oxide and may be formed by a conformal deposition process, such as, for example, ALD or CVD. The thickness of thespacer material layer 80L may vary depending upon the desired width of final structures to be formed, and can be from 5 nm to 50 nm, although lesser and greater thicknesses can also be employed. - Referring to
FIG. 5 , horizontal portions of thespacer material layer 80L are removed to provide spacers 80 (also referred to as SIT spacers). Eachspacer 80 comprises a remaining portion of thespacer material layer 80L on each sidewall of vertical stacks ofmandrel structures 60 and themandrel cap 62, if present. The removal of the horizontal portions of thespacer material layer 80L can be achieved utilizing an anisotropic dry etch, such as, for example, RIE. - After removal of the horizontal portions of the
spacer material layer 80L, the topmost surface of each vertical stack ofmandrel structure 60 and themandrel cap 62, if present is exposed and is coplanar with a topmost surface of eachspacer 80. A width of eachspacer 80, as measured at its base, can be from 5 nm to 50 nm, although lesser and greater thicknesses can also be employed. - Referring to
FIG. 5 , themandrel structures 60 and themandrel cap 62 are removed from the structure, thus leavingspacers 80 protruding from the top surface of the metal nitridehard mask layer 50L. Themandrel structures 60 and the mandrel caps 62 may be removed by at least one etch, which can be a dry etch or a wet chemical wet, selective to the materials of thespacers 80 and the metal nitridehard mask layer 50L. The at least one etching process can be an anisotropic or an isotropic etch. - Referring to
FIG. 6 , a block mask including, from bottom to top, asecond OPL 92L, asecond SiARC layer 94L and a second photoresist layer (not shown) is applied over the metal nitridehard mask layer 50L and theSIT spacers 80 by spin coating. The second photoresist layer is lithographically patterned to form a second pattern therein. The remaining portions of the second photoresist layer constitute the patterned second photoresist layer. The second pattern includes at least one opening. The at least one opening defines an unblocked area. Thespacers 80 underlying the unblocked area are employed as an etch mask for the subsequent etching of the metal nitridehard mask layer 50L. The area that is covered by the remaining portions of the second photoresist layer (herein referred to as the patterned second photoresist layer 96) after lithographic exposure and development is referred to as the blocked area. - Referring to
FIG. 7 , the second pattern is transferred into thesecond SiARC layer 94L and theOPL 92L. Thesecond SiARC layer 94L and theOPL 92L may be etched by an anisotropic etch that employs the patternedsecond photoresist layer 96 as an etch mask. The anisotropic etch can be a dry etch such as, for example, RIE. Portions of thesecond SiARC layer 94L and theunderlying OPL 92L that are exposed in the unblocked area are thus removed selective to the materials of thespacers 80 and the metal nitridehard mask layer 50L. The remaining portions of thesecond SiARC layer 94L constitute the patternedsecond SiARC layer 94. The remaining portions of thesecond OPL 92L constitute the patternedsecond OPL 92. If not consumed during the etching of thesecond SiARC layer 94L and theOPL 92L, after transferring the second pattern into thesecond SiARC layer 94L and theOPL 92L, the patternedsecond photoresist layer 96 may be removed by ashing. - Referring to
FIG. 8 , the patternedsecond SiARC layer 94 is removed employing a combination of a dry etch and a wet chemical etch. First, a dry etch is performed to modify the patternedsecond SiARC layer 94 by exposing the patternedsecond SiARC layer 94 to an etching gas containing a nitrogen gas or a mixture of nitrogen and hydrogen gases. The etching gas incorporates nitrogen into the patternedsecond SiARC layer 94 to deplete carbon therein. Because the etching gas employed in the present application does not include a fluorine-containing gas, such as, for example, a fluorocarbon gas that is used in the conventional SiARC removal process, the nitrogen-based dry etch chemistry employed in the present application does not etch the patternedsecond SiARC layer 94 andspacers 80 as in the case of the conventional SiARC removal process; rather it only modifies the SiARC material so the patternedsecond SiARC layer 94 can be removed with a wet chemistry subsequently performed. Such wet chemistry removes the patternedsecond SiARC layer 94 selective to thespacers 80. - Next, the modified patterned
second SiARC layer 94 is removed selective to the metal nitridehard mask layer 50L, the patternedsecond OPL 92 and thespacers 80 by a wet chemical etch employing an aqueous solution of dilute hydrofluoric (HF) acid and citric acid. In some embodiments of the present application, ultra-dilute HF acid is used. As used herein, the term “ultra-dilute” means 1 part hydrofluoric acid mixed with at least 100 parts of deionized water. The ratio between the HF acid and the deionized water can be in the range of 1:50 to 1:10000. The citric acid concentration can be from 0.1 wt % to 2 wt %. In one embodiment, the ultra dilute HF acid is about one part of HF to 1300 parts water, and the aqueous solution includes 1 wt % of citric acid. The temperature of the aqueous solution during the wet chemical etch can be from 20° C. to 70° C. The combined dry and wet etch chemistries of the present application do not attack thespacers 80 exposed in the unblocked area, thus preventing the dimension change of the spacers encountered in the conventional SiARC removal process. -
FIG. 9A is a SEM image showing a dimension of aspacer 80 before removing the patternedsecond SiARC layer 94.FIG. 9B is a SEM image showing the dimension of thespacer 80 after partial removal of the patternedsecond SiARC layer 94 employing the combination of the dry etch and the wet chemical etch of the present application.FIG. 9C is a SEM image showing the dimension of thespacer 80 after complete removal of the patternedsecond SiARC layer 94 employing the combination of the dry etch and the wet chemical etch of the present application. As shown inFIGS. 9A, 9B and 9C , the dimensions of thespacer 80 remain the same before, and after, the SiARC removal process. Thus, the combined etch chemistries of the present application can remove the SiARC material without causing any spacer oxide loss. - Referring to
FIG. 10 , the metal nitridehard mask layer 50L is etched by an anisotropic etch using thespacers 80 exposed in the unblocked area as an etch mask. The anisotropic etch can be a dry etch or a wet chemical etch that removes the material of the metal nitridehard mask layer 50L selective to the dielectrichard mask layer 40L. In one embodiment, a chlorine-containing gas can be employed to etch the metal nitridehard mask layer 50L. The remaining portions of the metal nitridehard mask layer 50L constitute the patterned metal nitridehard mask layer 50. After transferring the spacer pattern into the metal nitridehard mask layer 50L, the patternedOPL 92 and thespacers 80 may be removed, for example, by a dry etch or a wet chemical etch. - Referring to
FIGS. 11A and 11B , SEM images are provided to compare the metal hard mask pattern profile (FIG. 11A ) of the present application in which the SiARC material is removed by a combination of a dry etch and a wet chemical etch to that of the metal hard mask pattern profile (FIG. 11B ) of the conventional SIT patterning process in which the SiARC material is removed by a fluorine-based dry etch. The SEM image ofFIG. 11A shows that the pattern that is formed in the metal nitridehard mask layer 50L has the desired profile due to the better preservation of thespacers 80 in the unblocked area. In comparison and as shown inFIG. 11B , the conventional fluorine-based dry etch simultaneously etch the spacers exposed in the unblocked areas when removing the SiARC material, thus the heights of the spacers exposed in the unblocked areas are reduced. This leads to the overetch of the metal nitride hard mask layer. As a result, a poor pattern profile is obtained in the metal nitride hard mask layer. - Referring to
FIG. 12 , the pattern in the metal nitridehard mask layer 50L is transferred into the underlying dielectric layers, i.e., the dielectrichard mask layer 40L and thedielectric material layer 30L by at least one etch that employs the patterned metal nitridehard mask layer 50 as an etch mask. The remaining portions of the dielectrichard mask layer 40L constitute the patterned dielectric hard mask layer 40. The remaining portions of thedielectric material layer 30L constitute the patterneddielectric material layer 30. After transferring the pattern into the underlying dielectric layers, the patterned metal nitridehard mask layer 50 and the patterned dielectric hard mask layer 40 may be removed by a recess etch or a planarization process such as, for example, by chemical mechanical polishing (CMP).Line trenches 98 are thus formed in thedielectric material layer 30L. - Subsequently, a conductive material layer (not shown) may be deposited in the
line trenches 98 and planarized to provide interconnect structures (not shown). - Referring to
FIG. 13 , a variation of the exemplary semiconductor structure can be derived from the exemplary semiconductor structure ofFIG. 7 by patterning the metal nitridehard mask layer 50L prior to the removal of the patternedsecond SiARC layer 94 by performing the processing steps ofFIG. 10 . The patterning of the metal nitridehard mask layer 50L exposes portions of the dielectric materialhard mask layer 40L. Subsequently, processing steps ofFIGS. 8 and 12 can be performed to remove the patternedsecond SiARC layer 94 and to etch the dielectric materialhard mask layer 40L and thedielectric material layer 30L, thus formingline trenches 98 in thedielectric material layer 30L. The combined dry and wet etch chemistries of the present application can remove the SiARC material without attacking the exposed portions of the dielectrichard mask layer 40L. - It should be noted that although the above description and drawings illustrate employing the combination of a dry etch and a wet chemical etch to remove the SiARC material in a SIT process, such combined etching approach can also be used in a SiARC rework process.
- While the present application has been particularly shown and described with respect to various embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in forms and details may be made without departing from the spirit and scope of the present application. It is therefore intended that the present application not be limited to the exact forms and details described and illustrated, but fall within the scope of the appended claims.
Claims (21)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/743,511 US9508560B1 (en) | 2015-06-18 | 2015-06-18 | SiARC removal with plasma etch and fluorinated wet chemical solution combination |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/743,511 US9508560B1 (en) | 2015-06-18 | 2015-06-18 | SiARC removal with plasma etch and fluorinated wet chemical solution combination |
Publications (2)
Publication Number | Publication Date |
---|---|
US9508560B1 US9508560B1 (en) | 2016-11-29 |
US20160372334A1 true US20160372334A1 (en) | 2016-12-22 |
Family
ID=57351737
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/743,511 Expired - Fee Related US9508560B1 (en) | 2015-06-18 | 2015-06-18 | SiARC removal with plasma etch and fluorinated wet chemical solution combination |
Country Status (1)
Country | Link |
---|---|
US (1) | US9508560B1 (en) |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9779944B1 (en) * | 2016-09-13 | 2017-10-03 | International Business Machines Corporation | Method and structure for cut material selection |
US9865815B2 (en) | 2015-09-24 | 2018-01-09 | Lam Research Coporation | Bromine containing silicon precursors for encapsulation layers |
US20180033622A1 (en) * | 2016-07-29 | 2018-02-01 | Lam Research Corporation | Doped ald films for semiconductor patterning applications |
US10074543B2 (en) | 2016-08-31 | 2018-09-11 | Lam Research Corporation | High dry etch rate materials for semiconductor patterning applications |
US10115591B2 (en) * | 2016-02-29 | 2018-10-30 | Tokyo Electron Limited | Selective SiARC removal |
US10134579B2 (en) | 2016-11-14 | 2018-11-20 | Lam Research Corporation | Method for high modulus ALD SiO2 spacer |
US10269559B2 (en) | 2017-09-13 | 2019-04-23 | Lam Research Corporation | Dielectric gapfill of high aspect ratio features utilizing a sacrificial etch cap layer |
US10283362B2 (en) * | 2017-08-17 | 2019-05-07 | Nanya Technology Corporation | Method of forming fine line patterns of semiconductor devices |
US10454029B2 (en) | 2016-11-11 | 2019-10-22 | Lam Research Corporation | Method for reducing the wet etch rate of a sin film without damaging the underlying substrate |
US20200058502A1 (en) * | 2018-08-17 | 2020-02-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and structure of middle layer removal |
US10629436B2 (en) * | 2018-04-12 | 2020-04-21 | International Business Machines Corporation | Spacer image transfer with double mandrel |
US10643846B2 (en) | 2018-06-28 | 2020-05-05 | Lam Research Corporation | Selective growth of metal-containing hardmask thin films |
US10741756B1 (en) | 2019-05-29 | 2020-08-11 | International Business Machines Corporation | Phase change memory with a patterning scheme for tantalum nitride and silicon nitride layers |
US10804099B2 (en) | 2014-11-24 | 2020-10-13 | Lam Research Corporation | Selective inhibition in atomic layer deposition of silicon-containing films |
US10832908B2 (en) * | 2016-11-11 | 2020-11-10 | Lam Research Corporation | Self-aligned multi-patterning process flow with ALD gapfill spacer mask |
US20220013405A1 (en) * | 2018-10-30 | 2022-01-13 | International Business Machines Corporation | Spacer-defined process for lithography-etch double patterning for interconnects |
US11404275B2 (en) | 2018-03-02 | 2022-08-02 | Lam Research Corporation | Selective deposition using hydrolysis |
WO2024022857A1 (en) * | 2022-07-28 | 2024-02-01 | International Business Machines Corporation | Metal hard mask for precise tuning of mandrels |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102303129B1 (en) * | 2016-10-20 | 2021-09-15 | 도쿄엘렉트론가부시키가이샤 | Methods for Reducing Overlay Errors in Via-to-Grid Patterning |
CN110600429B (en) * | 2018-06-13 | 2020-09-15 | 联华电子股份有限公司 | Method for forming capacitance mask |
CN111403278B (en) * | 2019-11-29 | 2023-02-10 | 上海华力微电子有限公司 | Method for forming mandrel pattern |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060102208A1 (en) | 2004-11-12 | 2006-05-18 | Tokyo Electron Limited | System for removing a residue from a substrate using supercritical carbon dioxide processing |
US20110076623A1 (en) | 2009-09-29 | 2011-03-31 | Tokyo Electron Limited | Method for reworking silicon-containing arc layers on a substrate |
US8288271B2 (en) | 2009-11-02 | 2012-10-16 | International Business Machines Corporation | Method for reworking antireflective coating over semiconductor substrate |
US8586482B2 (en) | 2011-06-29 | 2013-11-19 | International Business Machines Corporation | Film stack including metal hardmask layer for sidewall image transfer fin field effect transistor formation |
US9318330B2 (en) | 2012-12-27 | 2016-04-19 | Renesas Electronics Corporation | Patterning process method for semiconductor devices |
US9348228B2 (en) | 2013-01-03 | 2016-05-24 | Globalfoundries Inc. | Acid-strippable silicon-containing antireflective coating |
US9460934B2 (en) | 2013-03-15 | 2016-10-04 | Globalfoundries Inc. | Wet strip process for an antireflective coating layer |
US9105478B2 (en) | 2013-10-28 | 2015-08-11 | Globalfoundries Inc. | Devices and methods of forming fins at tight fin pitches |
-
2015
- 2015-06-18 US US14/743,511 patent/US9508560B1/en not_active Expired - Fee Related
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10804099B2 (en) | 2014-11-24 | 2020-10-13 | Lam Research Corporation | Selective inhibition in atomic layer deposition of silicon-containing films |
US9865815B2 (en) | 2015-09-24 | 2018-01-09 | Lam Research Coporation | Bromine containing silicon precursors for encapsulation layers |
US10141505B2 (en) | 2015-09-24 | 2018-11-27 | Lam Research Corporation | Bromine containing silicon precursors for encapsulation layers |
US10115591B2 (en) * | 2016-02-29 | 2018-10-30 | Tokyo Electron Limited | Selective SiARC removal |
US10629435B2 (en) * | 2016-07-29 | 2020-04-21 | Lam Research Corporation | Doped ALD films for semiconductor patterning applications |
US20180033622A1 (en) * | 2016-07-29 | 2018-02-01 | Lam Research Corporation | Doped ald films for semiconductor patterning applications |
US10074543B2 (en) | 2016-08-31 | 2018-09-11 | Lam Research Corporation | High dry etch rate materials for semiconductor patterning applications |
US9779944B1 (en) * | 2016-09-13 | 2017-10-03 | International Business Machines Corporation | Method and structure for cut material selection |
US10832908B2 (en) * | 2016-11-11 | 2020-11-10 | Lam Research Corporation | Self-aligned multi-patterning process flow with ALD gapfill spacer mask |
US10454029B2 (en) | 2016-11-11 | 2019-10-22 | Lam Research Corporation | Method for reducing the wet etch rate of a sin film without damaging the underlying substrate |
US10134579B2 (en) | 2016-11-14 | 2018-11-20 | Lam Research Corporation | Method for high modulus ALD SiO2 spacer |
US10283362B2 (en) * | 2017-08-17 | 2019-05-07 | Nanya Technology Corporation | Method of forming fine line patterns of semiconductor devices |
US10269559B2 (en) | 2017-09-13 | 2019-04-23 | Lam Research Corporation | Dielectric gapfill of high aspect ratio features utilizing a sacrificial etch cap layer |
US10658172B2 (en) | 2017-09-13 | 2020-05-19 | Lam Research Corporation | Dielectric gapfill of high aspect ratio features utilizing a sacrificial etch cap layer |
US11404275B2 (en) | 2018-03-02 | 2022-08-02 | Lam Research Corporation | Selective deposition using hydrolysis |
US10629436B2 (en) * | 2018-04-12 | 2020-04-21 | International Business Machines Corporation | Spacer image transfer with double mandrel |
US10643846B2 (en) | 2018-06-28 | 2020-05-05 | Lam Research Corporation | Selective growth of metal-containing hardmask thin films |
US11107683B2 (en) | 2018-06-28 | 2021-08-31 | Lam Research Corporation | Selective growth of metal-containing hardmask thin films |
US10658179B2 (en) * | 2018-08-17 | 2020-05-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and structure of middle layer removal |
US11398380B2 (en) | 2018-08-17 | 2022-07-26 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and structure of middle layer removal |
US20200058502A1 (en) * | 2018-08-17 | 2020-02-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and structure of middle layer removal |
US11923199B2 (en) | 2018-08-17 | 2024-03-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and structure of middle layer removal |
US20220013405A1 (en) * | 2018-10-30 | 2022-01-13 | International Business Machines Corporation | Spacer-defined process for lithography-etch double patterning for interconnects |
US11804401B2 (en) * | 2018-10-30 | 2023-10-31 | International Business Machines Corporation | Spacer-defined process for lithography-etch double patterning for interconnects |
US10741756B1 (en) | 2019-05-29 | 2020-08-11 | International Business Machines Corporation | Phase change memory with a patterning scheme for tantalum nitride and silicon nitride layers |
WO2024022857A1 (en) * | 2022-07-28 | 2024-02-01 | International Business Machines Corporation | Metal hard mask for precise tuning of mandrels |
Also Published As
Publication number | Publication date |
---|---|
US9508560B1 (en) | 2016-11-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9508560B1 (en) | SiARC removal with plasma etch and fluorinated wet chemical solution combination | |
CN109786236B (en) | Etching and structures formed thereby | |
US8450212B2 (en) | Method of reducing critical dimension process bias differences between narrow and wide damascene wires | |
JP5122106B2 (en) | Carbon-containing film etching method and semiconductor device manufacturing method using the same | |
US7919414B2 (en) | Method for forming fine patterns in semiconductor device | |
US8183694B2 (en) | Reversing tone of patterns on integrated circuit and nanoscale fabrication | |
US20090068838A1 (en) | Method for forming micropatterns in semiconductor device | |
US20190067008A1 (en) | Semiconductor structures and fabrication methods thereof | |
US8735283B2 (en) | Method for forming small dimension openings in the organic masking layer of tri-layer lithography | |
TWI384529B (en) | Etch process for cd reduction of arc material | |
US10229918B2 (en) | Methods of forming semiconductor devices using semi-bidirectional patterning | |
US11088018B2 (en) | Method of forming contacts in a semiconductor device | |
US20090068842A1 (en) | Method for forming micropatterns in semiconductor device | |
US20060073699A1 (en) | Method for fabricating semiconductor device | |
KR102128515B1 (en) | Method of removing an etch mask | |
US8089153B2 (en) | Method for eliminating loading effect using a via plug | |
TW200522203A (en) | Method for fabricating semiconductor device | |
CN109427651B (en) | Semiconductor structure and forming method thereof | |
US20160351791A1 (en) | Small pitch and high density contact array | |
US6465346B2 (en) | Conducting line of semiconductor device and manufacturing method thereof using aluminum oxide layer as hard mask | |
US7691741B2 (en) | Method of forming bit line in semiconductor device | |
US7575997B2 (en) | Method for forming contact hole of semiconductor device | |
US20080160759A1 (en) | Method for fabricating landing plug contact in semiconductor device | |
US11121026B2 (en) | Semiconductor device and method of manufacture | |
US20230154753A1 (en) | Patterned Semiconductor Device and Method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PEETHALA, BROWN C.;REEL/FRAME:035863/0071 Effective date: 20150611 Owner name: STMICROELECTRONICS, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MIGNOT, YANN;REEL/FRAME:035863/0117 Effective date: 20150611 Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SIDDIQUI, SHARIQ;REEL/FRAME:035931/0594 Effective date: 20150616 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20201129 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |