US20160365443A1 - Transistor with Improved Avalanche Breakdown Behavior - Google Patents
Transistor with Improved Avalanche Breakdown Behavior Download PDFInfo
- Publication number
- US20160365443A1 US20160365443A1 US15/182,120 US201615182120A US2016365443A1 US 20160365443 A1 US20160365443 A1 US 20160365443A1 US 201615182120 A US201615182120 A US 201615182120A US 2016365443 A1 US2016365443 A1 US 2016365443A1
- Authority
- US
- United States
- Prior art keywords
- region
- semiconductor layer
- electrode
- transistor
- drain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015556 catabolic process Effects 0.000 title description 16
- 239000004065 semiconductor Substances 0.000 claims abstract description 173
- 210000000746 body region Anatomy 0.000 claims abstract description 56
- 238000000034 method Methods 0.000 claims description 61
- 239000002019 doping agent Substances 0.000 description 15
- 238000002513 implantation Methods 0.000 description 13
- 239000007772 electrode material Substances 0.000 description 7
- 238000005530 etching Methods 0.000 description 7
- 239000002800 charge carrier Substances 0.000 description 6
- 230000000903 blocking effect Effects 0.000 description 5
- 238000000151 deposition Methods 0.000 description 4
- 239000003989 dielectric material Substances 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 150000004767 nitrides Chemical class 0.000 description 4
- 230000001590 oxidative effect Effects 0.000 description 4
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 230000001419 dependent effect Effects 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- 238000009413 insulation Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- 229910021332 silicide Inorganic materials 0.000 description 3
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000001994 activation Methods 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- -1 for example Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910021341 titanium silicide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
- H01L29/7817—Lateral DMOS transistors, i.e. LDMOS transistors structurally associated with at least one other device
- H01L29/7818—Lateral DMOS transistors, i.e. LDMOS transistors structurally associated with at least one other device the other device being a pn-junction diode
- H01L29/7819—Lateral DMOS transistors, i.e. LDMOS transistors structurally associated with at least one other device the other device being a pn-junction diode in antiparallel, e.g. freewheel diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/07—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common
- H01L27/0705—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type
- H01L27/0727—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type in combination with diodes, or capacitors or resistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/408—Electrodes ; Multistep manufacturing processes therefor with an insulating layer with a particular dielectric or electrostatic property, e.g. with static charges or for controlling trapped charges or moving ions, or with a plate acting on the insulator potential or the insulator charges, e.g. for controlling charges effect or potential distribution in the insulating layer, or with a semi-insulating layer contacting directly the semiconductor surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66492—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a pocket or a lightly doped drain selectively formed at the side of the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66681—Lateral DMOS transistors, i.e. LDMOS transistors
- H01L29/66696—Lateral DMOS transistors, i.e. LDMOS transistors with a step of recessing the source electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66681—Lateral DMOS transistors, i.e. LDMOS transistors
- H01L29/66704—Lateral DMOS transistors, i.e. LDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
- H01L29/7825—Lateral DMOS transistors, i.e. LDMOS transistors with trench gate electrode
Definitions
- This disclosure in general relates to a transistor device, in particular a lateral MOSFET (Metal Oxide Semiconductor Field-Effect Transistor).
- MOSFET Metal Oxide Semiconductor Field-Effect Transistor
- Transistors such as MOSFETs
- MOSFETs are widely used in automotive, industrial, or consumer electronic applications for driving loads, converting power, or the like.
- Those transistors which are often referred to as power transistors, are available with different voltage blocking capabilities.
- the “voltage blocking capability” defines the maximum voltage level the transistor can withstand in an off-state (when switched off). When, in the off-state, a voltage with a level higher than this maximum voltage level is applied to the transistor an avalanche breakthrough may occur at an internal pn-junction of the transistor.
- a transistor in particular a MOSFET, such that it can withstand an avalanche breakthrough repetitively without being destroyed or without being subject to degradation effects such as, for example, a reduction of the voltage blocking capability.
- the at least one transistor cell includes, in a semiconductor body, a drift region of a first doping type, a source region of a first doping type, a body region of a second doping type, and a drain region of the first doping type, wherein the body region is arranged between the source region and the drift region, wherein the drift region is arranged between the body region and the drain region, and wherein the source region and the drain region are spaced apart in a first lateral direction of the semiconductor body.
- a gate electrode is adjacent the body region and dielectrically insulated from the body region by a gate dielectric.
- a field electrode is arranged in the drift region and dielectrically insulated from the drift region by a field electrode dielectric.
- a source electrode electrically is connected to the source region and the body region and arranged in a trench extending from a first surface into the semiconductor body, and a drain electrode electrically connected to the drain region and arranged in a trench extending from a first surface into the semiconductor body.
- an avalanche bypass structure is coupled between the source electrode and the drain electrode and includes a first semiconductor layer of the first doping type, a second semiconductor layer of the first doping type, and a pn-junction arranged between the first semiconductor layer and the source electrode, wherein the second semiconductor layer has a higher doping concentration than the first semiconductor layer, wherein the first semiconductor layer is arranged between the second semiconductor layer and the drift region, and wherein the drain electrode is electrically connected to the second semiconductor layer.
- Another embodiment relates to a method for forming a transistor device having at least one transistor cell.
- the method includes forming an avalanche bypass structure coupled between a source electrode and a drain electrode and comprising a first semiconductor layer of a first doping type, a second semiconductor layer of the first doping type, and a pn-junction arranged between the first semiconductor layer and the source electrode.
- the source electrode and the drain electrode are spaced apart in a lateral direction of the semiconductor body.
- the second semiconductor layer has a higher doping concentration than the first semiconductor layer.
- the first semiconductor layer is arranged between the second semiconductor layer and a drift region, and the drain electrode is electrically connected to the second semiconductor layer.
- FIGS. 1A-1B show a perspective sectional view ( FIG. 1A ) and a vertical cross-sectional view ( FIG. 1B ) of a transistor device according to one embodiment.
- FIG. 2 shows one embodiment of an electrical connection between a drain electrode and an avalanche bypass structure in the transistor device.
- FIG. 3 shows another embodiment of an electrical connection between a drain electrode and an avalanche bypass structure in the transistor device.
- FIG. 4 shows another embodiment of an electrical connection between a drain electrode and an avalanche bypass structure in the transistor device.
- FIG. 5 shows yet another embodiment of an electrical connection between a drain electrode and an avalanche bypass structure in the transistor device.
- FIG. 6 shows a top view of one embodiment of a transistor device that includes several gate electrodes and several field electrodes.
- FIG. 7 shows a top view of one embodiment of a transistor device that includes several transistor cells.
- FIG. 8 shows one embodiment of an electrical connection between a drain electrode and an avalanche bypass structure in a transistor device having several transistor cells.
- FIG. 9 shows a top view of another embodiment of a transistor device that includes several transistor cells.
- FIGS. 10A-10G illustrate one embodiment of a method for producing a transistor device.
- FIGS. 11A-11E illustrate another embodiment of a method for producing a transistor device.
- FIGS. 12A-12D illustrate one embodiment of a method for forming a contact plug of the avalanche bypass structure.
- FIG. 1A shows a perspective sectional view
- FIG. 1B shows a vertical cross sectional view of one transistor cell 10 of a transistor device according to one embodiment.
- the transistor cell 10 includes, in a semiconductor body 100 , a drift region 11 of a first doping type, a source region 12 of a first doping type, a body region 13 of a second doping type, and a drain region 14 of the first doping type.
- the body region 13 is arranged between the source region 12 and the drift region 11
- the drift region 11 is arranged between the body region 13 and the drain region 14 .
- the source region 12 and the drain region 14 are spaced apart in a first lateral direction x of the semiconductor body 100 .
- the source region 12 adjoins the body region 13 , and the body region 13 adjoins the drift region 11 .
- the body region 13 and the drift region 1 have complementary doping types, there is a pn-junction between the body region 13 and the drift region 11 .
- the drain region 14 adjoins the drift region 11 .
- a field-stop region of the same doping type as the drain 14 and the drift region 11 is arranged between the drift region 11 and the drain region 14 .
- the semiconductor body 100 may include a conventional semiconductor material such as, for example, silicon (Si), silicon carbide (SiC), gallium arsenide (GaAs), gallium nitride (GaN), or the like. If the semiconductor body 100 is comprised of silicon, the doping concentrations of the individual device regions may be as follows.
- the doping concentration of the drift region 11 is selected from a range of between 1E12 cm ⁇ 3 and 1E14 cm ⁇ 3
- the doping concentration of the source region 12 is selected from a range of between 1E19 cm ⁇ 3 and 1E21 cm ⁇ 3
- the doping concentration of the drain region 14 is selected from a range of between 1E19 cm ⁇ 3 and 1E21 cm ⁇ 3
- the doping concentration of the body region 13 is selected from a range of between 1E14 cm ⁇ 3 and 1E18 cm ⁇ 3 .
- the transistor device 10 further includes a gate electrode 21 (shown in dotted lines in FIG. 1B as it is out of the section plane A-A shown in FIG. 1B ).
- the gate electrode 21 is adjacent the body region 13 and is dielectrically insulated from the body region 13 by a gate dielectric 22 .
- the gate electrode 21 extends from the source region 12 to the drift region 11 so that it can control a conducting channel in the body region 13 along the gate dielectric 22 between the source region 12 and the drift region 11 .
- the gate electrode 21 is a trench electrode.
- the gate electrode 21 is arranged in a trench that extends from a first surface 101 in a vertical direction z of the semiconductor body 100 .
- the gate electrode may include a conventional gate electrode material. Examples of the gate electrode material include, but are not restricted to, a metal, a silicide, and a highly doped polycrystalline semiconductor material, such as polysilicon.
- the gate dielectric may include a conventional gate dielectric material. Examples of the gate dielectric material include, but are not restricted to, an oxide, a nitride, and combinations of an oxide and a nitride.
- the transistor cell 10 further includes a field electrode 31 .
- the field electrode 31 is arranged in the drift region 11 and is dielectrically insulated from the drift region 11 by a field electrode dielectric 32 .
- the field electrode 31 may be implemented as an elongated electrode which, in the first lateral direction x, may have a length that is at least 50%, at least 70%, or at least 90% of a length of the drift region 11 in the first lateral direction x.
- the length of the drift region 11 in the first lateral direction x is the distance between the body region 13 and the drain region 14 (or the optional field-stop region) in the first lateral direction x.
- the length of the drift region 11 is, inter alia, dependent on a desired voltage blocking capability of the transistor device.
- the transistor device is designed to have a voltage blocking capability that is selected from a range of between 10V and 100V.
- the field electrode may include a conventional field electrode material. Examples of the field electrode material include, but are not restricted to, a metal, a silicide, and a highly doped polycrystalline semiconductor material, such as polysilicon.
- the field electrode dielectric may include a conventional field electrode dielectric material. Examples of the field electrode dielectric material include, but are not restricted to, an oxide, a nitride, and combinations of an oxide and a nitride.
- the transistor cell 10 further includes a source electrode 41 electrically connected to the source region 12 , and a drain electrode 42 electrically connected to the drain region 14 .
- both of the source electrode 41 and the drain electrode 42 are arranged in trenches of the semiconductor body 100 and, in the first lateral direction x, adjoin the source region 12 and the drain region 14 , respectively.
- the source electrode 41 is electrically coupled to a source node S of the transistor device
- the drain electrode 41 is electrically coupled to a drain node D
- the gate electrode 21 is electrically coupled to a gate node G.
- These source, drain, and gate nodes S, D. G are only schematically illustrated in FIGS. 1A and 1B .
- the field electrode 31 is either electrically connected to the source node G or the gate node 5 .
- the source electrode 41 is further connected to the body region 13 .
- the connection region 15 in the vertical direction z, is located below the source region 41 and the body region 13 and adjoins the source electrode 41 and the body region 13 .
- the connection region 15 extends from the source electrode 41 along the source region 12 to the body region 13 .
- the connection region 15 in the first lateral direction x, extends beyond the body region 13 into the drift region 11 , but is spaced apart from the field electrode 31 and the field electrode dielectric 32 , respectively.
- connection region 15 ′ there is at least one further connection region 15 ′ that connects the source electrode 41 to the body region 13 .
- This further connection region 15 ′ adjoins the source electrode 41 in the first lateral direction x. In the vertical direction z, the further connection region 15 ′ may extend down to the connection region 15 , or be spaced apart from the connection region 15 .
- the transistor device can be implemented as an n-type transistor device or a p-type transistor device.
- the first doping type (the doping type of the drift region 11 , the source region 12 and the drain region 14 ) is an n-type
- the second doping type (the doping type of the body region 13 and the connection region 15 ) is a p-type.
- the first doping type is a p-type
- the second doping type is an n-type.
- the transistor device can be implemented as an enhancement device or a depletion device.
- the body region 13 of the second doping type adjoins the gate dielectric 22 .
- the transistor device can be operated in a conventional way. That is, the transistor device can be switched on and off by applying a suitable drive potential to the gate electrode G.
- the transistor device is in an on-state when the drive potential applied to the gate electrode G is such that there is a conducting channel in the body region 13 along the gate dielectric between the source region 12 and the drift region 11 , and the transistor device is in the off-state, when the drive potential applied to the gate node G is such that the conducting channel in the body region 13 between the source region 12 and the drift region 11 is interrupted.
- a space charge region may expand in the drift region 1 beginning at the pn-junction between the body region 13 and the drift region 11 .
- a space charge region expands in the drift region 11 when a positive voltage is applied between the drain node D and the source node S and when the transistor device is in the off-state.
- This space charge region is associated with ionized dopant atoms in the drift region 11 (in an n-type drift region 11 , those ionized dopant atoms are positively charged).
- Counter charges to those ionized dopant atoms in the drift region 11 are provided by the body region 13 and by the field electrode 31 .
- An avalanche breakdown at the pn-junction between the body region 13 and the drift region 11 may occur when the voltage applied between the drain node D and the source node S is such that a magnitude of an electrical field at the pn-junction reaches a critical level (often referred to as critical electrical field E cnt ).
- the voltage level of the voltage between the drain node D and the source node S at which such avalanche breakdown may occur is, inter alia, dependent on a doping concentration of the drift region 11 , a length of the drift region 11 in the first lateral direction x, the specific implementation of the field electrode 31 , etc.
- an avalanche breakdown is associated with charge carriers flowing through the drift region 11 .
- Those charge carriers are often referred to as hot charge carriers.
- Those hot charge carriers may get into the field electrode dielectric 32 where they may remain when the avalanche breakdown is over, that is, when the transistor device is unbiased.
- Those charge carriers remaining in the field electrode dielectric 32 may negatively influence the switching behavior of the transistor device.
- those charge carriers may increase the on-resistance of the transistor device in the on-state.
- the on-resistance is the electrical resistance of the transistor device between the source node S and the drain node D when the transistor device is in the on-state.
- the transistor device includes an avalanche bypass structure coupled between the source electrode 41 and the drain electrode 42 .
- Such avalanche bypass structure is configured to bypass the drift region 11 when, in the off-state of the transistor device, the voltage between the drain node D and the source node S increases, but before an avalanche breakdown at the pn-junction between the body region 13 and the drift region 11 occurs. That is, a breakdown voltage of the avalanche bypass structure is lower than a breakdown voltage of the pn-junction between the body region 13 and the drift region 11 .
- the breakdown voltage of the avalanche bypass structure is a voltage level of the voltage between the drain node D and the source node S at which the avalanche bypass structure, in the off-state of the transistor device, begins to bypass the drift region 11 .
- the avalanche bypass structure which is coupled between the source electrode 41 and the drain electrode 42 (the source node S and the drain node D), includes a first semiconductor layer 17 and a second semiconductor layer 18 of the first doping type.
- each of these first and second semiconductor layers 17 , 18 may extend from below the source electrode 41 to below the drain electrode 42 .
- the second semiconductor layer 18 has a higher doping concentration than the first semiconductor layer 17 .
- the doping concentration of the second semiconductor layer 18 is selected from a range of between 1E18 cm ⁇ 3 and 1E22 cm ⁇ 3
- the doping concentration of the second semiconductor layer 17 is selected from a range of between 1E12 cm ⁇ 3 and 1E17 cm ⁇ 3 .
- the first semiconductor layer 17 is arranged between the second semiconductor layer 18 and the drift region 1 .
- the first semiconductor layer 17 adjoins the drift region 11 .
- an insulation layer such as an oxide, is arranged between the drift region 11 and the first semiconductor layer 17 .
- the first semiconductor layer 17 is coupled to the source electrode 41 via a pn-junction. In the present embodiment, this pn-junction is formed between the connection region 15 and the first semiconductor layer 17 . Referring to the above, the connection region 15 is electrically connected to the source electrode 41 .
- the connection region 15 includes a highly doped contact region 16 (illustrated in dotted lines in FIGS. 1A and 1B ).
- the drain electrode 42 is electrically coupled to the second semiconductor layer 18 .
- This electrical coupling between the drain electrode 42 and the second semiconductor layer 18 is represented by a resistor R in the embodiment shown in FIGS. 1A and 1B .
- This electrical coupling between the drain region 42 and the second semiconductor layer 18 can be implemented in many different ways, some of which are explained herein further below.
- the transistor device is an n-transistor device.
- the first and the second semiconductor layers 17 , 18 are n-doped, and the connection region 15 is p-doped.
- the transistor device is in the off-state and that a voltage level of a voltage between the drain node D and the source node S increases.
- the voltage between the drain node D and the source node S reverse biases the pn-junction between the source electrode 41 and the first semiconductor layer 17 , that is, the pn-junction between the connection region 15 and the first semiconductor layer 17 .
- the voltage between the drain node D and the source node S is such that the magnitude of an electrical field at the pn-junction reaches a critical level, an avalanche breakdown at the pn-junction occurs.
- This avalanche breakdown causes a current flow between the source electrode 41 through the connection region 15 , the first semiconductor layer 17 , and the second semiconductor layer 18 to the drain electrode 42 .
- the current flows substantially in the vertical direction z.
- the breakdown voltage of the avalanche bypass structure is, inter alia, dependent on the doping concentration of the first semiconductor layer 17 , and a distance d between the pn-junction and the second semiconductor layer 18 .
- this distance d substantially corresponds to a dimension of the first semiconductor layer 17 in the vertical direction z.
- the way how the drain electrode 42 is connected to the second semiconductor layer 18 mainly defines the electrical resistance of the avalanche bypass structure after an avalanche breakdown has occurred.
- connection region 16 extends into the first semiconductor layer 17 .
- the distance d is smaller than the dimension (thickness) of the first semiconductor layer 17 in the vertical direction z.
- the field electrode 31 and the field electrode dielectric 32 are arranged in the drift region 11 , only. According to another embodiment, the field electrode 31 and the field electrode dielectric 32 extend into the first semiconductor layer 17 .
- FIGS. 2-5 Some embodiments of how the drain electrode 42 can be connected to the second semiconductor layer 18 are shown in FIGS. 2-5 . Each of these figures show a vertical cross sectional view of the semiconductor body 100 in the region where the drain electrode 42 is arranged.
- the drain electrode 42 in a vertical direction z of the semiconductor body 100 , may extend through the first semiconductor layer 17 into the second semiconductor layer 18 .
- the drain electrode 42 is directly connected to the second semiconductor layer 18 .
- an insulation layer 43 is arranged between the drain electrode 42 and the first semiconductor layer 17 in those regions where the drain electrode 42 extends through the first semiconductor layer 17 .
- the drain electrode 42 in the vertical direction z, extends into the first semiconductor layer 17 but is distant to the second semiconductor layer 18 .
- the drain electrode 42 is electrically coupled to the second semiconductor layer 17 via a section of the first semiconductor layer 17 located between the drain electrode 42 and the second semiconductor layer 18 .
- the drain electrode 42 is electrically connected to the first semiconductor layer 17 through a highly doped contact region 19 , which provides for an ohmic contact between the drain electrode 42 and the first semiconductor layer 17 .
- the doping concentration of this contact region 19 may correspond to the doping concentration of the drain region 14 , or be different therefrom.
- the drain electrode 42 and the drain node D are electrically connected to the second semiconductor layer 18 via a contact plug 44 .
- the contact plug 44 extends from the first surface 101 into the first semiconductor layer 17 (similar to the drain electrode 42 shown in FIG. 3 ), or through the first semiconductor layer 17 into the second semiconductor layer 18 (similar to the drain electrode 42 shown in FIG. 2 ). That is, the contact plug 44 may either directly contact the second semiconductor layer 18 (as shown in solid lines in FIG. 4 ), or may contact the second semiconductor layer 18 via a section of the first semiconductor layer 17 (as shown in dotted lines in FIG. 4 ).
- a highly doped contact region 19 may extend along the contact plug 44 in a vertical direction z.
- the drain electrode 42 is electrically connected to the contact plug 44 . This electrical connection is only schematically shown in FIG. 4 . According to one embodiment, the drain electrode 42 is electrically connected to the contact plug 44 through a wiring arrangement (not shown) arranged above the first surface 101 of the semiconductor body 100 .
- the contact plug 44 is connected to the first semiconductor layer 17 by a highly doped contact region 19 and is dielectrically insulated from the semiconductor body 100 by an insulation layer 45 in a region between the first semiconductor layer 17 and the first surface 101 .
- the drift region 11 is separated from the drain electrode 42 at leas by the drain region 14 , so as to prevent leakage currents when the transistor device is in the off-state.
- FIG. 6 shows a top view of one transistor cell 10 according to one embodiment.
- the transistor cell includes a plurality of gate electrodes 21 which are mutually spaced apart in a second lateral direction y, which is perpendicular to the first lateral direction x. Each of these gate electrodes 21 are connected to the gate node G (not shown in FIG. 6 ).
- the transistor cell 10 includes a plurality of field electrodes 31 . These field electrodes 31 are mutually spaced apart in the second lateral direction y.
- there are more gate electrodes 21 than field electrodes 31 In the embodiment shown in FIG. 6 , there are more gate electrodes 21 than field electrodes 31 . However, this is only an example. It is also possible to implement the transistor cell 10 with the same number of gate electrodes 21 and field electrodes 31 . It is even possible, to implement the transistor cell 10 with more field electrodes 31 than gate electrodes 21 .
- FIG. 7 shows a top view of a transistor device that includes two transistor cells 10 1 , 10 2 .
- Each of these transistor cells 10 1 , 10 2 can be implemented as explained with reference to transistor cell 10 in FIGS. 1-6 herein above.
- the two transistor cells 10 1 , 10 2 share the drain electrode 42 . That is, the drain region 14 of each of these transistor cells 10 1 , 10 2 adjoins the drain electrode 42 .
- the two transistor cells 10 1 , 10 2 are axially symmetric relative to an axis going through the drain electrode 42 .
- the drain electrode 42 is electrically connected to the second semiconductor layer 18 in the way explained hereinbefore. In FIG. 7 , only the drain electrode 42 is shown.
- each transistor cell 10 1 , 10 2 includes one drain electrode 42 , wherein this drain electrode 42 is connected to the second semiconductor layer 18 via one contact plug 44 .
- the two transistor cells, from which only the drain electrodes 42 are shown in FIG. 8 are connected to the second semiconductor layer 18 through a common contact plug 44 .
- This contact plug 44 may be implemented as explained with reference to FIG. 4 (as shown in FIG. 8 ) or as explained with reference to FIG. 5 .
- the transistor device includes a plurality of transistor cells 10 1 , 10 n . From these transistor cells only the source regions 12 , the body regions 13 and the source and drain electrodes 41 , 42 are shown in FIG. 9 .
- the individual transistor cells 10 1 - 10 n are arranged such that two neighboring transistor cells 10 1 - 10 n share one source electrode and that two (other) neighboring transistor cells either share one drain electrode 42 (as shown in FIG. 9 ) or share the contact plug 44 (not shown) in the way explained with reference to FIG. 8 .
- One transistor device may include several hundred transistor cells, or more. For example, the transistor device may include up to several millions transistor cells.
- FIGS. 10A-10G shows a vertical cross sectional view of the semiconductor body 100 during individual process steps of the method.
- the method includes providing the semiconductor body 100 with the second semiconductor layer 18 , the first semiconductor layer 17 and a third semiconductor layer 11 ′. Sections of this third semiconductor layer 11 ′ form the drift region 11 in the finished semiconductor device.
- the second layer 18 may be a semiconductor substrate, and the second layer 17 and the third layers 11 ′ may be epitaxial layers grown on the substrate 18 .
- the method further includes forming a first trench 110 in the third semiconductor layer 11 ′ and forming the field electrode dielectric 32 on sidewalls and the bottom of this first trench 110 .
- the first trench 110 may extend into the first semiconductor layer 17 .
- the first trench 110 is formed such that a bottom of the trench is in the third semiconductor layer 11 ′ and, therefore, distant to the first semiconductor layer 17 .
- Forming the first trench 110 may include a conventional etching process using an etch mask (not shown) such as, for example, an anisotropic etching process.
- the field electrode dielectric 32 can be formed by depositing a dielectric layer and/or by thermally oxidizing the sidewalls and the bottom of the first trench 110 .
- forming the field electrode dielectric 32 includes thermally oxidizing the sidewalls and the bottom of the first trench 110 to form an oxide layer, and depositing a dielectric layer on the oxide layer. Forming the field electrode dielectric 32 may further include forming the field electrode dielectric 32 on the first surface 101 of the semiconductor body 100 . The field electrode dielectric 32 on the first surface 101 is illustrated in dashed lines in FIG. 10A .
- the method further includes forming a doped region 13 ′ of the second doping type spaced apart from the field electrode dielectric 32 in the first lateral direction x.
- sections of this doped region 13 ′ form the body region 13 and other sections form the contact region 16 .
- Forming this doped region 13 ′ may include an implantation process in which dopant atoms are implanted via the first surface 101 into the semiconductor body 100 .
- An implantation mask 200 covers the first trench 101 and those regions of the semiconductor body 100 which are to be protected from being implanted. Those regions of the third semiconductor layer 11 ′ into which dope atoms are not implanted in this implantation process form the drift region 11 of the transistor device.
- the dopant atoms are implanted into the third semiconductor layer 11 ′ and into sections of the first semiconductor layers 17 .
- forming the body region 13 includes an activation process (annealing process) in which the implanted dopant atoms are electrically activated.
- annealing process there is only one activation process that activates the dopant atoms of the body region 13 and that activates further dopant atoms implanted in other implantation processes explained below. That is, there may be a common annealing process after several implantation process.
- the method further includes forming a second trench 120 and a third trench 130 .
- the second trench 120 serves to accommodate the gate electrode 21 and the gate dielectric 22
- the third trench 130 serves to accommodate the source electrode 41 .
- Forming these second and third trenches 120 , 130 may include conventional etching processes using an etch mask.
- the implantation mask 200 explained with reference to FIG. 10B forms a part of this etch mask.
- Another part 300 of the etch mask is formed above those regions of the semiconductor body 100 that are to be protected from being etched.
- the implantation mask 200 is removed and an etch mask similar to the two masks 200 , 300 shown in FIG. 10C is formed.
- the first trench 110 (which is covered by the mask layer 200 ) and the second trench 12 are in line, that is, in one and the same vertical section plane.
- this is only an example and serves to illustrate the method.
- those trenches and the gate and field electrodes 21 , 31 located therein could also be offset relative to each other in the direction y.
- the method further includes forming the gate dielectric 22 and the gate electrode 21 in the second trench 120 .
- Forming the gate dielectric 22 may include depositing a dielectric layer and/or thermally oxidizing sidewalls and the bottom of the second trench 120 .
- forming the gate dielectric 22 includes thermally oxidizing the sidewalls and the bottom of the second trench 120 to form an oxide layer, and depositing a dielectric layer on the oxide layer.
- Forming the gate electrode 21 may include filling those sections of the second trench 120 remaining after forming the gate dielectric 22 with a gate electrode material such as, for example, a highly doped polycrystalline semiconductor material (for example, polysilicon).
- the method further includes forming the field electrode 31 .
- the gate electrode 21 and the field electrode 31 can be formed by common process steps. That is, the mask layer 200 is removed before forming the gate electrode 21 so that when forming the gate electrode 21 in the second trench 120 the field electrode 31 is formed in the first trench 110 . According to one embodiment, the mask layer 200 is removed before forming the gate dielectric 22 . In this case, when forming the gate dielectric 22 a dielectric layer may be formed on the dielectric layer 32 in the first trench 110 . These dielectric layers form the field electrode dielectric 32 , in this embodiment. When forming the gate dielectric 22 , a dielectric layer 22 ′ may also be formed on the sidewalls and the bottom of the third trench 130 .
- the third trench 130 may be filled with an electrode material 21 ′.
- this electrode material 21 ′ is removed from the third trench 130 , and the first surface 101 of the semiconductor body 100 , the gate electrode 21 and the field electrode are covered by another implantation mask 400 .
- dopant atoms of the first doping type are implanted at least into the sidewalls of the third trench 130 in order to form the source region 12 between the third trench 130 and the gate dielectric 22 .
- the dielectric layer 22 ′ in the third trench may act as a scattering layer in this implantation process. However, it is also possible to remove the dielectric layer 22 ′ before the implantation process. In this implantation process, dopant atoms of the first doping type may also implanted into the bottom of the third trench 130 .
- a section of the doped region 13 ′ between the third trench 130 and the gate dielectric 22 is doped with dopants of the first doping type to form the source region 12 .
- Those sections of the doped region 13 ′ that are adjacent the gate dielectric 22 in the second lateral direction y (a direction perpendicular to the drawing plane) are not doped in this process and form the body region 13 in the finished device.
- those sections of the doped region 13 ′ that are substantially below the gate dielectric in the vertical direction z are not doped in this process. These sections form a part of the connection region 15 in the finished device.
- dopant atoms of the second doping type are implanted into the bottom of the third trench 130 in order to form the contact region 16 between the bottom of the third trench 130 and the connection region 15 .
- the source electrode 41 is formed in the third trench 130 .
- the dielectric layer 22 ′ is removed.
- a contact layer is deposited on the bottom and the sidewalls of the third trench 130 before forming the source electrode 41 .
- This contact layer may include a silicide such as, for example, titanium silicide.
- FIGS. 11A-11E One embodiment of a method for forming the drain electrode 42 is explained with reference to FIGS. 11A-11E herein below. Those FIGS. 11A-11E are shown next to FIGS. 10A, 10C, 10E, 10F, and 10G , respectively.
- forming the drain electrode may include forming a fourth trench 140 in the first surface 101 .
- Forming the fourth trench 140 may include using the same process steps in which the first trench 110 is formed.
- a dielectric layer 141 corresponding to field electrode dielectric 32 is formed in the fourth trench 140 .
- the fourth trench 140 is etched deeper into the semiconductor body 100 , resulting in a deeper fourth trench 140 ′.
- These process steps may be the same process steps in which second and third trenches 120 , 130 are etched.
- the dielectric layer 141 is removed from the sidewalls and the bottom of the fourth trench 140 . That is, after forming the etch mask 200 , 300 for etching the second and third trenches the dielectric layer 141 may be etched in the fourth trench 140 .
- the optional dielectric layer illustrated by the dashed line in FIG. 10B ) along the first surface 101 is removed in those sections not covered by the etch mask 200 , 300 . These sections not covered by the etch mask 200 , 300 are the sections where the second and third trenches 120 , 130 are to be etched.
- the deeper fourth trench 140 ′ may then be processed in the same way as the third trench 130 . That is, a dielectric layer, corresponding to the gate dielectric 22 , may be formed in the deeper fourth trench 140 ′ and the fourth trench 140 ′ may be filled with an electrode, with this electrode being removed afterwards.
- FIG. 11C shows the deeper fourth trench 140 ′ after forming the dielectric layer and removing the electrode.
- dopant atoms may be implanted into the sidewalls and the bottom of the deeper fourth trench 140 ′ to form the contact region 19 explained before at least in the first semiconductor layer 17 .
- the deeper fourth trench 140 ′ may covered by a protection layer.
- the dielectric layer 142 is removed from the deeper trench 140 ′ and the drain electrode 42 is formed in the deeper trench 140 ′.
- the same process steps in which the dielectric layer 22 ′ is removed from the third trench 130 and the source electrode 41 is formed may be used to remove the dielectric layer 142 from the deeper trench 140 ′ and to form the drain electrode 42 .
- the drain electrode 42 can be formed such that it is mainly located above the first semiconductor layer 17 and does not significantly extend into the first semiconductor layer 17 .
- Such drain electrode 42 can be formed in a method that is based on the method explained with reference to FIGS. 11A-11E and is different from this method in that the etching process explained with reference to FIG. 11A is omitted. That is, the etch mask used to produce the first trench 110 covers those regions where the drain electrode 42 is to be produced so that the fourth trench 140 shown in FIG. 11A is not produced.
- the trench that accommodates the drain electrode 42 is formed in those process steps that form the second and third trench 120 , 130 . These are the process steps shown in FIGS.
- the etching process in the region of the later drain electrode, does not serve to extend the fourth trench 140 deeper, but serves to form a trench corresponding to the second and third trenches 120 , 130 .
- the avalanche bypass structure may include a contact plug 44 extending at least into the first semiconductor layer 17 , as shown in FIGS. 4 and 8 .
- a contact plug 44 extending at least into the first semiconductor layer 17 , as shown in FIGS. 4 and 8 .
- FIGS. 12A-12D show a vertical cross sectional view of the semiconductor body 100 in a region where the contact plug 44 is formed.
- Other device structures, such as the drain electrode 42 are not shown in these figures.
- the method includes forming a fifth trench 150 and forming a dielectric layer 151 ′ on sidewalls and a bottom of this fifth trench 150 .
- the fifth trench 150 and the dielectric layer 151 ′ are formed in the third semiconductor layer 11 ′ and may be formed by the same process steps explained with reference to FIG. 10A that form the first trench 110 and the field electrode dielectric 32 .
- the method further includes forming a sixth trench 160 in the bottom of the fifth trench 150 .
- This sixth trench 160 may be formed by the same process steps explained with reference to FIG. 10C that form the second trench 120 and the third trench 130 .
- the etch mask 200 , 300 may be used to etch the second trench 120 , the third trench 130 , and the sixth trench 160 .
- the sixth trench 160 may be formed to extend into the second semiconductor layer 18 (as shown), or to have its bottom distant to the second semiconductor layer 18 .
- the method further includes forming the contact region 19 along the sidewalls and below the bottom of the sixth trench.
- the contact region 19 may be formed by the same process steps explained with reference to FIG. 10E that form the source region 12 along the sidewalls of the second trench 120 .
- reference character 400 denotes the implantation mask explained with reference to FIG. 10E .
- the method includes forming the contact plug 44 in the fifth and sixth trench after removing the implantation mask 400 .
- the contact plug 44 may be formed by the same process steps explained with reference to FIG. 10G that form the source electrode 41 .
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
- This application claims priority to German Patent Application No. 10 2015 109 538.6 filed on 15 Jun. 2015, the content of said application incorporated herein by reference in its entirety.
- This disclosure in general relates to a transistor device, in particular a lateral MOSFET (Metal Oxide Semiconductor Field-Effect Transistor).
- Transistors, such as MOSFETs, are widely used in automotive, industrial, or consumer electronic applications for driving loads, converting power, or the like. Those transistors, which are often referred to as power transistors, are available with different voltage blocking capabilities. The “voltage blocking capability” defines the maximum voltage level the transistor can withstand in an off-state (when switched off). When, in the off-state, a voltage with a level higher than this maximum voltage level is applied to the transistor an avalanche breakthrough may occur at an internal pn-junction of the transistor.
- It is desirable to design a transistor, in particular a MOSFET, such that it can withstand an avalanche breakthrough repetitively without being destroyed or without being subject to degradation effects such as, for example, a reduction of the voltage blocking capability.
- One embodiment relates to a transistor device with at least one transistor cell. The at least one transistor cell includes, in a semiconductor body, a drift region of a first doping type, a source region of a first doping type, a body region of a second doping type, and a drain region of the first doping type, wherein the body region is arranged between the source region and the drift region, wherein the drift region is arranged between the body region and the drain region, and wherein the source region and the drain region are spaced apart in a first lateral direction of the semiconductor body. A gate electrode is adjacent the body region and dielectrically insulated from the body region by a gate dielectric. A field electrode is arranged in the drift region and dielectrically insulated from the drift region by a field electrode dielectric. A source electrode electrically is connected to the source region and the body region and arranged in a trench extending from a first surface into the semiconductor body, and a drain electrode electrically connected to the drain region and arranged in a trench extending from a first surface into the semiconductor body. Furthermore, an avalanche bypass structure is coupled between the source electrode and the drain electrode and includes a first semiconductor layer of the first doping type, a second semiconductor layer of the first doping type, and a pn-junction arranged between the first semiconductor layer and the source electrode, wherein the second semiconductor layer has a higher doping concentration than the first semiconductor layer, wherein the first semiconductor layer is arranged between the second semiconductor layer and the drift region, and wherein the drain electrode is electrically connected to the second semiconductor layer.
- Another embodiment relates to a method for forming a transistor device having at least one transistor cell. The method includes forming an avalanche bypass structure coupled between a source electrode and a drain electrode and comprising a first semiconductor layer of a first doping type, a second semiconductor layer of the first doping type, and a pn-junction arranged between the first semiconductor layer and the source electrode. The source electrode and the drain electrode are spaced apart in a lateral direction of the semiconductor body. The second semiconductor layer has a higher doping concentration than the first semiconductor layer. The first semiconductor layer is arranged between the second semiconductor layer and a drift region, and the drain electrode is electrically connected to the second semiconductor layer.
- Examples are explained below with reference to the drawings. The drawings serve to illustrate certain principles, so that only aspects necessary for understanding these principles are illustrated. The drawings are not to scale. In the drawings the same reference characters denote like features.
-
FIGS. 1A-1B show a perspective sectional view (FIG. 1A ) and a vertical cross-sectional view (FIG. 1B ) of a transistor device according to one embodiment. -
FIG. 2 shows one embodiment of an electrical connection between a drain electrode and an avalanche bypass structure in the transistor device. -
FIG. 3 shows another embodiment of an electrical connection between a drain electrode and an avalanche bypass structure in the transistor device. -
FIG. 4 shows another embodiment of an electrical connection between a drain electrode and an avalanche bypass structure in the transistor device. -
FIG. 5 shows yet another embodiment of an electrical connection between a drain electrode and an avalanche bypass structure in the transistor device. -
FIG. 6 shows a top view of one embodiment of a transistor device that includes several gate electrodes and several field electrodes. -
FIG. 7 shows a top view of one embodiment of a transistor device that includes several transistor cells. -
FIG. 8 shows one embodiment of an electrical connection between a drain electrode and an avalanche bypass structure in a transistor device having several transistor cells. -
FIG. 9 shows a top view of another embodiment of a transistor device that includes several transistor cells. -
FIGS. 10A-10G illustrate one embodiment of a method for producing a transistor device. -
FIGS. 11A-11E illustrate another embodiment of a method for producing a transistor device. -
FIGS. 12A-12D illustrate one embodiment of a method for forming a contact plug of the avalanche bypass structure. - In the following detailed description, reference is made to the accompanying drawings. The drawings form a part of the description and by way of illustration show specific embodiments of how the invention may be practiced. It is to be understood that the features of the various embodiments described herein may be combined with each other, unless specifically noted otherwise.
-
FIG. 1A shows a perspective sectional view andFIG. 1B shows a vertical cross sectional view of onetransistor cell 10 of a transistor device according to one embodiment. Referring toFIGS. 1A-1B , thetransistor cell 10 includes, in asemiconductor body 100, adrift region 11 of a first doping type, asource region 12 of a first doping type, abody region 13 of a second doping type, and adrain region 14 of the first doping type. Thebody region 13 is arranged between thesource region 12 and thedrift region 11, and thedrift region 11 is arranged between thebody region 13 and thedrain region 14. Thesource region 12 and thedrain region 14 are spaced apart in a first lateral direction x of thesemiconductor body 100. - According to one embodiment, the
source region 12 adjoins thebody region 13, and thebody region 13 adjoins thedrift region 11. As thebody region 13 and the drift region 1 have complementary doping types, there is a pn-junction between thebody region 13 and thedrift region 11. In the embodiment shown inFIG. 1A , the drainregion 14 adjoins thedrift region 11. However, this is only an example. According to another embodiment (not shown) a field-stop region of the same doping type as thedrain 14 and thedrift region 11, but more highly doped than thedrift region 11, is arranged between thedrift region 11 and thedrain region 14. - The
semiconductor body 100 may include a conventional semiconductor material such as, for example, silicon (Si), silicon carbide (SiC), gallium arsenide (GaAs), gallium nitride (GaN), or the like. If thesemiconductor body 100 is comprised of silicon, the doping concentrations of the individual device regions may be as follows. For example, in a transistor device with asemiconductor body 100 made of Si, the doping concentration of thedrift region 11 is selected from a range of between 1E12 cm−3 and 1E14 cm−3, the doping concentration of thesource region 12 is selected from a range of between 1E19 cm−3 and 1E21 cm−3, the doping concentration of thedrain region 14 is selected from a range of between 1E19 cm−3 and 1E21 cm−3, and the doping concentration of thebody region 13 is selected from a range of between 1E14 cm−3 and 1E18 cm−3. - Referring to
FIGS. 1A and 1B , thetransistor device 10 further includes a gate electrode 21 (shown in dotted lines inFIG. 1B as it is out of the section plane A-A shown inFIG. 1B ). Thegate electrode 21 is adjacent thebody region 13 and is dielectrically insulated from thebody region 13 by agate dielectric 22. In the first lateral direction x, thegate electrode 21 extends from thesource region 12 to thedrift region 11 so that it can control a conducting channel in thebody region 13 along thegate dielectric 22 between thesource region 12 and thedrift region 11. In the embodiment shown inFIGS. 1A and 1B , thegate electrode 21 is a trench electrode. That is, thegate electrode 21 is arranged in a trench that extends from afirst surface 101 in a vertical direction z of thesemiconductor body 100. The gate electrode may include a conventional gate electrode material. Examples of the gate electrode material include, but are not restricted to, a metal, a silicide, and a highly doped polycrystalline semiconductor material, such as polysilicon. The gate dielectric may include a conventional gate dielectric material. Examples of the gate dielectric material include, but are not restricted to, an oxide, a nitride, and combinations of an oxide and a nitride. - Referring to
FIGS. 1A and 1B , thetransistor cell 10 further includes afield electrode 31. Thefield electrode 31 is arranged in thedrift region 11 and is dielectrically insulated from thedrift region 11 by afield electrode dielectric 32. Referring toFIGS. 1A and 1B , thefield electrode 31 may be implemented as an elongated electrode which, in the first lateral direction x, may have a length that is at least 50%, at least 70%, or at least 90% of a length of thedrift region 11 in the first lateral direction x. The length of thedrift region 11 in the first lateral direction x is the distance between thebody region 13 and the drain region 14 (or the optional field-stop region) in the first lateral direction x. The length of thedrift region 11 is, inter alia, dependent on a desired voltage blocking capability of the transistor device. For example, the transistor device is designed to have a voltage blocking capability that is selected from a range of between 10V and 100V. The field electrode may include a conventional field electrode material. Examples of the field electrode material include, but are not restricted to, a metal, a silicide, and a highly doped polycrystalline semiconductor material, such as polysilicon. The field electrode dielectric may include a conventional field electrode dielectric material. Examples of the field electrode dielectric material include, but are not restricted to, an oxide, a nitride, and combinations of an oxide and a nitride. - The
transistor cell 10 further includes asource electrode 41 electrically connected to thesource region 12, and adrain electrode 42 electrically connected to thedrain region 14. In the embodiment shown inFIGS. 1A and 1B , both of thesource electrode 41 and thedrain electrode 42 are arranged in trenches of thesemiconductor body 100 and, in the first lateral direction x, adjoin thesource region 12 and thedrain region 14, respectively. Thesource electrode 41 is electrically coupled to a source node S of the transistor device, thedrain electrode 41 is electrically coupled to a drain node D, and thegate electrode 21 is electrically coupled to a gate node G. These source, drain, and gate nodes S, D. G are only schematically illustrated inFIGS. 1A and 1B . Thefield electrode 31 is either electrically connected to the source node G or the gate node 5. - According to one embodiment, the
source electrode 41 is further connected to thebody region 13. In the embodiment shown inFIGS. 1A and 1B , there is aconnection region 15 of the second doping type that electrically connects thebody region 13 to thesource electrode 41. In this embodiment, theconnection region 15, in the vertical direction z, is located below thesource region 41 and thebody region 13 and adjoins thesource electrode 41 and thebody region 13. In the first lateral direction x, theconnection region 15 extends from thesource electrode 41 along thesource region 12 to thebody region 13. According to one embodiment, theconnection region 15, in the first lateral direction x, extends beyond thebody region 13 into thedrift region 11, but is spaced apart from thefield electrode 31 and thefield electrode dielectric 32, respectively. - According to one embodiment (shown in dashed lines in
FIG. 1A ), there is at least onefurther connection region 15′ that connects thesource electrode 41 to thebody region 13. Thisfurther connection region 15′ adjoins thesource electrode 41 in the first lateral direction x. In the vertical direction z, thefurther connection region 15′ may extend down to theconnection region 15, or be spaced apart from theconnection region 15. - The transistor device can be implemented as an n-type transistor device or a p-type transistor device. In the first case, the first doping type (the doping type of the
drift region 11, thesource region 12 and the drain region 14) is an n-type, and the second doping type (the doping type of thebody region 13 and the connection region 15) is a p-type. In the second case, the first doping type is a p-type and the second doping type is an n-type. Furthermore, the transistor device can be implemented as an enhancement device or a depletion device. In an enhancement device, thebody region 13 of the second doping type adjoins thegate dielectric 22. In the second case, there is achannel region 13′ (shown in dashed lines inFIG. 1A ) of the first doping type between thegate dielectric 22 and thebody region 13. - The transistor device can be operated in a conventional way. That is, the transistor device can be switched on and off by applying a suitable drive potential to the gate electrode G. The transistor device is in an on-state when the drive potential applied to the gate electrode G is such that there is a conducting channel in the
body region 13 along the gate dielectric between thesource region 12 and thedrift region 11, and the transistor device is in the off-state, when the drive potential applied to the gate node G is such that the conducting channel in thebody region 13 between thesource region 12 and thedrift region 11 is interrupted. In the off-state, a space charge region (depletion region) may expand in the drift region 1 beginning at the pn-junction between thebody region 13 and thedrift region 11. For example, in an n-type transistor device, a space charge region expands in thedrift region 11 when a positive voltage is applied between the drain node D and the source node S and when the transistor device is in the off-state. This space charge region is associated with ionized dopant atoms in the drift region 11 (in an n-type drift region 11, those ionized dopant atoms are positively charged). Counter charges to those ionized dopant atoms in thedrift region 11 are provided by thebody region 13 and by thefield electrode 31. An avalanche breakdown at the pn-junction between thebody region 13 and thedrift region 11 may occur when the voltage applied between the drain node D and the source node S is such that a magnitude of an electrical field at the pn-junction reaches a critical level (often referred to as critical electrical field Ecnt). The voltage level of the voltage between the drain node D and the source node S at which such avalanche breakdown may occur is, inter alia, dependent on a doping concentration of thedrift region 11, a length of thedrift region 11 in the first lateral direction x, the specific implementation of thefield electrode 31, etc. - However, it is highly undesirable for an avalanche breakdown to occur at the pn-junction between the
body region 13 and thedrift region 11. An avalanche breakdown is associated with charge carriers flowing through thedrift region 11. Those charge carriers are often referred to as hot charge carriers. Those hot charge carriers may get into thefield electrode dielectric 32 where they may remain when the avalanche breakdown is over, that is, when the transistor device is unbiased. Those charge carriers remaining in thefield electrode dielectric 32 may negatively influence the switching behavior of the transistor device. In particular, those charge carriers may increase the on-resistance of the transistor device in the on-state. The on-resistance is the electrical resistance of the transistor device between the source node S and the drain node D when the transistor device is in the on-state. - In order to prevent an avalanche breakdown from occurring at the pn-junction between the
body region 13 and thedrift region 11, the transistor device includes an avalanche bypass structure coupled between thesource electrode 41 and thedrain electrode 42. Such avalanche bypass structure is configured to bypass thedrift region 11 when, in the off-state of the transistor device, the voltage between the drain node D and the source node S increases, but before an avalanche breakdown at the pn-junction between thebody region 13 and thedrift region 11 occurs. That is, a breakdown voltage of the avalanche bypass structure is lower than a breakdown voltage of the pn-junction between thebody region 13 and thedrift region 11. The breakdown voltage of the avalanche bypass structure is a voltage level of the voltage between the drain node D and the source node S at which the avalanche bypass structure, in the off-state of the transistor device, begins to bypass thedrift region 11. - Referring to
FIGS. 1A and 1B , the avalanche bypass structure, which is coupled between thesource electrode 41 and the drain electrode 42 (the source node S and the drain node D), includes afirst semiconductor layer 17 and asecond semiconductor layer 18 of the first doping type. In the first lateral direction x, each of these first and second semiconductor layers 17, 18 may extend from below thesource electrode 41 to below thedrain electrode 42. Thesecond semiconductor layer 18 has a higher doping concentration than thefirst semiconductor layer 17. For example, the doping concentration of thesecond semiconductor layer 18 is selected from a range of between 1E18 cm−3 and 1E22 cm−3, and the doping concentration of thesecond semiconductor layer 17 is selected from a range of between 1E12 cm−3 and 1E17 cm−3. - The
first semiconductor layer 17 is arranged between thesecond semiconductor layer 18 and the drift region 1. In the embodiment shown inFIGS. 1A and 1B , thefirst semiconductor layer 17 adjoins thedrift region 11. However, this is only an example. According to another embodiment (not shown), an insulation layer, such as an oxide, is arranged between thedrift region 11 and thefirst semiconductor layer 17. Furthermore, thefirst semiconductor layer 17 is coupled to thesource electrode 41 via a pn-junction. In the present embodiment, this pn-junction is formed between theconnection region 15 and thefirst semiconductor layer 17. Referring to the above, theconnection region 15 is electrically connected to thesource electrode 41. Optionally, in order to provide for an ohmic contact between thesource electrode 41 and theconnection region 15, theconnection region 15 includes a highly doped contact region 16 (illustrated in dotted lines inFIGS. 1A and 1B ). Furthermore, thedrain electrode 42 is electrically coupled to thesecond semiconductor layer 18. This electrical coupling between thedrain electrode 42 and thesecond semiconductor layer 18 is represented by a resistor R in the embodiment shown inFIGS. 1A and 1B . This electrical coupling between thedrain region 42 and thesecond semiconductor layer 18 can be implemented in many different ways, some of which are explained herein further below. - One way of operation of the avalanche bypass structure is explained in the following. Just for the purpose of illustration it is assumed that the transistor device is an n-transistor device. In this case, the first and the second semiconductor layers 17, 18 are n-doped, and the
connection region 15 is p-doped. For the purpose of explanation it is further assumed that the transistor device is in the off-state and that a voltage level of a voltage between the drain node D and the source node S increases. By virtue of the coupling of thedrain electrode 42 to thesecond semiconductor layer 18, an electrical potential in thesecond semiconductor layer 18 substantially corresponds to the electrical potential at thedrain electrode 42 and the drain node D, respectively. The voltage between the drain node D and the source node S reverse biases the pn-junction between thesource electrode 41 and thefirst semiconductor layer 17, that is, the pn-junction between theconnection region 15 and thefirst semiconductor layer 17. When the voltage between the drain node D and the source node S is such that the magnitude of an electrical field at the pn-junction reaches a critical level, an avalanche breakdown at the pn-junction occurs. This avalanche breakdown causes a current flow between thesource electrode 41 through theconnection region 15, thefirst semiconductor layer 17, and thesecond semiconductor layer 18 to thedrain electrode 42. Between theconnection region 15 and thesecond semiconductor layer 18, the current flows substantially in the vertical direction z. The breakdown voltage of the avalanche bypass structure is, inter alia, dependent on the doping concentration of thefirst semiconductor layer 17, and a distance d between the pn-junction and thesecond semiconductor layer 18. In the embodiments shown inFIGS. 1A and 1B , this distance d substantially corresponds to a dimension of thefirst semiconductor layer 17 in the vertical direction z. However, this is only an example. The way how thedrain electrode 42 is connected to thesecond semiconductor layer 18 mainly defines the electrical resistance of the avalanche bypass structure after an avalanche breakdown has occurred. - According to one embodiment (illustrated in dotted lines in
FIGS. 1A and 1B ), theconnection region 16 extends into thefirst semiconductor layer 17. In this case, the distance d is smaller than the dimension (thickness) of thefirst semiconductor layer 17 in the vertical direction z. According to one embodiment, thefield electrode 31 and thefield electrode dielectric 32 are arranged in thedrift region 11, only. According to another embodiment, thefield electrode 31 and thefield electrode dielectric 32 extend into thefirst semiconductor layer 17. - Some embodiments of how the
drain electrode 42 can be connected to thesecond semiconductor layer 18 are shown inFIGS. 2-5 . Each of these figures show a vertical cross sectional view of thesemiconductor body 100 in the region where thedrain electrode 42 is arranged. - Referring to
FIG. 2 , thedrain electrode 42, in a vertical direction z of thesemiconductor body 100, may extend through thefirst semiconductor layer 17 into thesecond semiconductor layer 18. In this embodiment, thedrain electrode 42 is directly connected to thesecond semiconductor layer 18. Optionally, aninsulation layer 43 is arranged between thedrain electrode 42 and thefirst semiconductor layer 17 in those regions where thedrain electrode 42 extends through thefirst semiconductor layer 17. - According to another embodiment, shown in
FIG. 3 , thedrain electrode 42, in the vertical direction z, extends into thefirst semiconductor layer 17 but is distant to thesecond semiconductor layer 18. In this embodiment, thedrain electrode 42 is electrically coupled to thesecond semiconductor layer 17 via a section of thefirst semiconductor layer 17 located between thedrain electrode 42 and thesecond semiconductor layer 18. According to one embodiment, thedrain electrode 42 is electrically connected to thefirst semiconductor layer 17 through a highly dopedcontact region 19, which provides for an ohmic contact between thedrain electrode 42 and thefirst semiconductor layer 17. The doping concentration of thiscontact region 19 may correspond to the doping concentration of thedrain region 14, or be different therefrom. - According to another embodiment, shown in
FIG. 4 , thedrain electrode 42 and the drain node D, respectively, are electrically connected to thesecond semiconductor layer 18 via acontact plug 44. Thecontact plug 44 extends from thefirst surface 101 into the first semiconductor layer 17 (similar to thedrain electrode 42 shown inFIG. 3 ), or through thefirst semiconductor layer 17 into the second semiconductor layer 18 (similar to thedrain electrode 42 shown inFIG. 2 ). That is, thecontact plug 44 may either directly contact the second semiconductor layer 18 (as shown in solid lines inFIG. 4 ), or may contact thesecond semiconductor layer 18 via a section of the first semiconductor layer 17 (as shown in dotted lines inFIG. 4 ). A highly dopedcontact region 19 may extend along thecontact plug 44 in a vertical direction z. Thedrain electrode 42 is electrically connected to thecontact plug 44. This electrical connection is only schematically shown inFIG. 4 . According to one embodiment, thedrain electrode 42 is electrically connected to thecontact plug 44 through a wiring arrangement (not shown) arranged above thefirst surface 101 of thesemiconductor body 100. - According to another embodiment, shown in
FIG. 5 , thecontact plug 44 is connected to thefirst semiconductor layer 17 by a highly dopedcontact region 19 and is dielectrically insulated from thesemiconductor body 100 by aninsulation layer 45 in a region between thefirst semiconductor layer 17 and thefirst surface 101. In each of the embodiments shown inFIGS. 1A-5 , thedrift region 11 is separated from thedrain electrode 42 at leas by thedrain region 14, so as to prevent leakage currents when the transistor device is in the off-state. -
FIG. 6 shows a top view of onetransistor cell 10 according to one embodiment. In this embodiment, the transistor cell includes a plurality ofgate electrodes 21 which are mutually spaced apart in a second lateral direction y, which is perpendicular to the first lateral direction x. Each of thesegate electrodes 21 are connected to the gate node G (not shown inFIG. 6 ). Furthermore, thetransistor cell 10 includes a plurality offield electrodes 31. Thesefield electrodes 31 are mutually spaced apart in the second lateral direction y. In the embodiment shown inFIG. 6 , there aremore gate electrodes 21 thanfield electrodes 31. However, this is only an example. It is also possible to implement thetransistor cell 10 with the same number ofgate electrodes 21 andfield electrodes 31. It is even possible, to implement thetransistor cell 10 withmore field electrodes 31 thangate electrodes 21. -
FIG. 7 shows a top view of a transistor device that includes twotransistor cells transistor cells transistor cell 10 inFIGS. 1-6 herein above. In the embodiment shown inFIG. 7 , the twotransistor cells drain electrode 42. That is, thedrain region 14 of each of thesetransistor cells drain electrode 42. For this, the twotransistor cells drain electrode 42. Thedrain electrode 42 is electrically connected to thesecond semiconductor layer 18 in the way explained hereinbefore. InFIG. 7 , only thedrain electrode 42 is shown. - According to another embodiment, shown in
FIG. 8 , eachtransistor cell drain electrode 42, wherein thisdrain electrode 42 is connected to thesecond semiconductor layer 18 via onecontact plug 44. In this embodiment, the two transistor cells, from which only thedrain electrodes 42 are shown inFIG. 8 , are connected to thesecond semiconductor layer 18 through acommon contact plug 44. This contact plug 44 may be implemented as explained with reference toFIG. 4 (as shown inFIG. 8 ) or as explained with reference toFIG. 5 . - According to another embodiment shown in
FIG. 9 , the transistor device includes a plurality oftransistor cells source regions 12, thebody regions 13 and the source and drainelectrodes FIG. 9 . In this embodiment, the individual transistor cells 10 1-10 n are arranged such that two neighboring transistor cells 10 1-10 n share one source electrode and that two (other) neighboring transistor cells either share one drain electrode 42 (as shown inFIG. 9 ) or share the contact plug 44 (not shown) in the way explained with reference toFIG. 8 . One transistor device may include several hundred transistor cells, or more. For example, the transistor device may include up to several millions transistor cells. - One embodiment of a method for producing one transistor cell in the transistor device explained hereinbefore is explained with reference to
FIGS. 10A-10G below. Each ofFIGS. 10A-10G shows a vertical cross sectional view of thesemiconductor body 100 during individual process steps of the method. - Referring to
FIG. 10A , the method includes providing thesemiconductor body 100 with thesecond semiconductor layer 18, thefirst semiconductor layer 17 and athird semiconductor layer 11′. Sections of thisthird semiconductor layer 11′ form thedrift region 11 in the finished semiconductor device. Thesecond layer 18 may be a semiconductor substrate, and thesecond layer 17 and thethird layers 11′ may be epitaxial layers grown on thesubstrate 18. - The method further includes forming a
first trench 110 in thethird semiconductor layer 11′ and forming thefield electrode dielectric 32 on sidewalls and the bottom of thisfirst trench 110. In the vertical direction z, thefirst trench 110 may extend into thefirst semiconductor layer 17. According to another embodiment (not shown) thefirst trench 110 is formed such that a bottom of the trench is in thethird semiconductor layer 11′ and, therefore, distant to thefirst semiconductor layer 17. Forming thefirst trench 110 may include a conventional etching process using an etch mask (not shown) such as, for example, an anisotropic etching process. Thefield electrode dielectric 32 can be formed by depositing a dielectric layer and/or by thermally oxidizing the sidewalls and the bottom of thefirst trench 110. According to one embodiment, forming thefield electrode dielectric 32 includes thermally oxidizing the sidewalls and the bottom of thefirst trench 110 to form an oxide layer, and depositing a dielectric layer on the oxide layer. Forming thefield electrode dielectric 32 may further include forming thefield electrode dielectric 32 on thefirst surface 101 of thesemiconductor body 100. Thefield electrode dielectric 32 on thefirst surface 101 is illustrated in dashed lines inFIG. 10A . - Referring to
FIG. 10B , the method further includes forming a dopedregion 13′ of the second doping type spaced apart from thefield electrode dielectric 32 in the first lateral direction x. In the finished device, sections of this dopedregion 13′ form thebody region 13 and other sections form thecontact region 16. Forming this dopedregion 13′ may include an implantation process in which dopant atoms are implanted via thefirst surface 101 into thesemiconductor body 100. Animplantation mask 200 covers thefirst trench 101 and those regions of thesemiconductor body 100 which are to be protected from being implanted. Those regions of thethird semiconductor layer 11′ into which dope atoms are not implanted in this implantation process form thedrift region 11 of the transistor device. In the embodiment shown inFIG. 10B , the dopant atoms are implanted into thethird semiconductor layer 11′ and into sections of the first semiconductor layers 17. However, this is only an example. It is also possible to implant the dopant atoms substantially only into thethird semiconductor layer 11′. Besides implanting the dopant atoms, forming thebody region 13 includes an activation process (annealing process) in which the implanted dopant atoms are electrically activated. According to one embodiment, there is only one activation process that activates the dopant atoms of thebody region 13 and that activates further dopant atoms implanted in other implantation processes explained below. That is, there may be a common annealing process after several implantation process. - Referring to
FIG. 10C , the method further includes forming asecond trench 120 and athird trench 130. Thesecond trench 120 serves to accommodate thegate electrode 21 and thegate dielectric 22, and thethird trench 130 serves to accommodate thesource electrode 41. Forming these second andthird trenches implantation mask 200 explained with reference toFIG. 10B forms a part of this etch mask. Anotherpart 300 of the etch mask is formed above those regions of thesemiconductor body 100 that are to be protected from being etched. According to another embodiment, theimplantation mask 200 is removed and an etch mask similar to the twomasks FIG. 10C is formed. - In the embodiment shown in
FIG. 10C , the first trench 110 (which is covered by the mask layer 200) and thesecond trench 12 are in line, that is, in one and the same vertical section plane. However, this is only an example and serves to illustrate the method. Referring toFIG. 6 , those trenches and the gate andfield electrodes - Referring to
FIG. 10D , the method further includes forming thegate dielectric 22 and thegate electrode 21 in thesecond trench 120. Forming thegate dielectric 22 may include depositing a dielectric layer and/or thermally oxidizing sidewalls and the bottom of thesecond trench 120. According to one embodiment, forming thegate dielectric 22 includes thermally oxidizing the sidewalls and the bottom of thesecond trench 120 to form an oxide layer, and depositing a dielectric layer on the oxide layer. Forming thegate electrode 21 may include filling those sections of thesecond trench 120 remaining after forming thegate dielectric 22 with a gate electrode material such as, for example, a highly doped polycrystalline semiconductor material (for example, polysilicon). The method further includes forming thefield electrode 31. Thegate electrode 21 and thefield electrode 31 can be formed by common process steps. That is, themask layer 200 is removed before forming thegate electrode 21 so that when forming thegate electrode 21 in thesecond trench 120 thefield electrode 31 is formed in thefirst trench 110. According to one embodiment, themask layer 200 is removed before forming thegate dielectric 22. In this case, when forming the gate dielectric 22 a dielectric layer may be formed on thedielectric layer 32 in thefirst trench 110. These dielectric layers form thefield electrode dielectric 32, in this embodiment. When forming thegate dielectric 22, adielectric layer 22′ may also be formed on the sidewalls and the bottom of thethird trench 130. - When forming the
gate electrode 21, thethird trench 130 may be filled with anelectrode material 21′. Referring toFIG. 10E , thiselectrode material 21′ is removed from thethird trench 130, and thefirst surface 101 of thesemiconductor body 100, thegate electrode 21 and the field electrode are covered by anotherimplantation mask 400. Furthermore, dopant atoms of the first doping type are implanted at least into the sidewalls of thethird trench 130 in order to form thesource region 12 between thethird trench 130 and thegate dielectric 22. Thedielectric layer 22′ in the third trench may act as a scattering layer in this implantation process. However, it is also possible to remove thedielectric layer 22′ before the implantation process. In this implantation process, dopant atoms of the first doping type may also implanted into the bottom of thethird trench 130. - In the process shown in
FIG. 10E , a section of the dopedregion 13′ between thethird trench 130 and thegate dielectric 22 is doped with dopants of the first doping type to form thesource region 12. Those sections of the dopedregion 13′ that are adjacent thegate dielectric 22 in the second lateral direction y (a direction perpendicular to the drawing plane) are not doped in this process and form thebody region 13 in the finished device. Equivalently, those sections of the dopedregion 13′ that are substantially below the gate dielectric in the vertical direction z are not doped in this process. These sections form a part of theconnection region 15 in the finished device. - In next process steps, shown in
FIG. 10F , dopant atoms of the second doping type are implanted into the bottom of thethird trench 130 in order to form thecontact region 16 between the bottom of thethird trench 130 and theconnection region 15. - Referring to
FIG. 10G , thesource electrode 41 is formed in thethird trench 130. Before forming thesource electrode 41, thedielectric layer 22′ is removed. Optionally, a contact layer is deposited on the bottom and the sidewalls of thethird trench 130 before forming thesource electrode 41. This contact layer may include a silicide such as, for example, titanium silicide. - One embodiment of a method for forming the
drain electrode 42 is explained with reference toFIGS. 11A-11E herein below. ThoseFIGS. 11A-11E are shown next toFIGS. 10A, 10C, 10E, 10F, and 10G , respectively. - Referring to
FIG. 11A , forming the drain electrode may include forming afourth trench 140 in thefirst surface 101. Forming thefourth trench 140 may include using the same process steps in which thefirst trench 110 is formed. Furthermore, adielectric layer 141 corresponding to fieldelectrode dielectric 32 is formed in thefourth trench 140. - Referring to
FIG. 11B , in further process steps, thefourth trench 140 is etched deeper into thesemiconductor body 100, resulting in a deeperfourth trench 140′. These process steps may be the same process steps in which second andthird trenches fourth trench 140, thedielectric layer 141 is removed from the sidewalls and the bottom of thefourth trench 140. That is, after forming theetch mask dielectric layer 141 may be etched in thefourth trench 140. In this process, also the optional dielectric layer (illustrated by the dashed line inFIG. 10B ) along thefirst surface 101 is removed in those sections not covered by theetch mask etch mask third trenches - The deeper
fourth trench 140′ may then be processed in the same way as thethird trench 130. That is, a dielectric layer, corresponding to thegate dielectric 22, may be formed in the deeperfourth trench 140′ and thefourth trench 140′ may be filled with an electrode, with this electrode being removed afterwards. -
FIG. 11C shows the deeperfourth trench 140′ after forming the dielectric layer and removing the electrode. In the same process steps in which thesource region 12 is produced adjacent thethird trench 130, dopant atoms may be implanted into the sidewalls and the bottom of the deeperfourth trench 140′ to form thecontact region 19 explained before at least in thefirst semiconductor layer 17. In those process steps in which thecontact region 16 is produced below thethird trench 130, the deeperfourth trench 140′ may covered by a protection layer. - Finally, as shown in
FIG. 11D , thedielectric layer 142 is removed from thedeeper trench 140′ and thedrain electrode 42 is formed in thedeeper trench 140′. The same process steps in which thedielectric layer 22′ is removed from thethird trench 130 and thesource electrode 41 is formed may be used to remove thedielectric layer 142 from thedeeper trench 140′ and to form thedrain electrode 42. - Referring to
FIGS. 4 and 8 , thedrain electrode 42 can be formed such that it is mainly located above thefirst semiconductor layer 17 and does not significantly extend into thefirst semiconductor layer 17.Such drain electrode 42 can be formed in a method that is based on the method explained with reference toFIGS. 11A-11E and is different from this method in that the etching process explained with reference toFIG. 11A is omitted. That is, the etch mask used to produce thefirst trench 110 covers those regions where thedrain electrode 42 is to be produced so that thefourth trench 140 shown inFIG. 11A is not produced. The trench that accommodates thedrain electrode 42 is formed in those process steps that form the second andthird trench FIGS. 10C and 11B , whereas—other than shown inFIG. 11B —the etching process, in the region of the later drain electrode, does not serve to extend thefourth trench 140 deeper, but serves to form a trench corresponding to the second andthird trenches - In an embodiment in which the
drain electrode 42 does not extend into thefirst semiconductor layer 17, the avalanche bypass structure may include acontact plug 44 extending at least into thefirst semiconductor layer 17, as shown inFIGS. 4 and 8 . One embodiment of a method for formingsuch contact plug 44 is explained with reference toFIGS. 12A-12D . These figures show a vertical cross sectional view of thesemiconductor body 100 in a region where thecontact plug 44 is formed. Other device structures, such as thedrain electrode 42 are not shown in these figures. - Referring to
FIG. 12A , the method includes forming afifth trench 150 and forming adielectric layer 151′ on sidewalls and a bottom of thisfifth trench 150. Thefifth trench 150 and thedielectric layer 151′ are formed in thethird semiconductor layer 11′ and may be formed by the same process steps explained with reference toFIG. 10A that form thefirst trench 110 and thefield electrode dielectric 32. - Referring to
FIG. 12B , the method further includes forming asixth trench 160 in the bottom of thefifth trench 150. Thissixth trench 160 may be formed by the same process steps explained with reference toFIG. 10C that form thesecond trench 120 and thethird trench 130. Thus, theetch mask second trench 120, thethird trench 130, and thesixth trench 160. Thesixth trench 160 may be formed to extend into the second semiconductor layer 18 (as shown), or to have its bottom distant to thesecond semiconductor layer 18. - Referring to
FIG. 12C , the method further includes forming thecontact region 19 along the sidewalls and below the bottom of the sixth trench. Thecontact region 19 may be formed by the same process steps explained with reference toFIG. 10E that form thesource region 12 along the sidewalls of thesecond trench 120. InFIG. 12C ,reference character 400 denotes the implantation mask explained with reference toFIG. 10E . Furthermore, as shown inFIG. 12D , the method includes forming thecontact plug 44 in the fifth and sixth trench after removing theimplantation mask 400. Thecontact plug 44 may be formed by the same process steps explained with reference toFIG. 10G that form thesource electrode 41.
Claims (24)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102015109538.6A DE102015109538B3 (en) | 2015-06-15 | 2015-06-15 | Transistor with improved avalanche breakdown behavior and method of manufacture |
DE102015109538.6 | 2015-06-15 | ||
DE102015109538 | 2015-06-15 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160365443A1 true US20160365443A1 (en) | 2016-12-15 |
US9673320B2 US9673320B2 (en) | 2017-06-06 |
Family
ID=57352728
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/182,120 Active US9673320B2 (en) | 2015-06-15 | 2016-06-14 | Transistor with improved avalanche breakdown behavior |
Country Status (3)
Country | Link |
---|---|
US (1) | US9673320B2 (en) |
CN (1) | CN106252413B (en) |
DE (1) | DE102015109538B3 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10381475B2 (en) * | 2015-08-14 | 2019-08-13 | Infineon Technologies Dresden Gmbh | Semiconductor device comprising a transistor cell including a source contact in a trench, method for manufacturing the semiconductor device and integrated circuit |
US11320493B2 (en) | 2017-07-07 | 2022-05-03 | Siemens Energy Global GmbH & Co. KG | Electric short-circuit device |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10672934B2 (en) * | 2017-10-31 | 2020-06-02 | Taiwan Semiconductor Manufacturing Company Ltd. | SPAD image sensor and associated fabricating method |
CN113113495B (en) * | 2021-04-12 | 2022-07-05 | 东南大学 | Transverse double-diffusion metal oxide semiconductor device with staggered groove grid structure |
CN117878158A (en) * | 2024-03-08 | 2024-04-12 | 粤芯半导体技术股份有限公司 | Groove gate type LDMOS device and manufacturing method thereof |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6936890B2 (en) * | 2001-09-13 | 2005-08-30 | Koninklijke Philips Electronics N.V. | Edge termination in MOS transistors |
US20060076621A1 (en) * | 2004-09-30 | 2006-04-13 | Franz Hirler | Lateral semiconductor transistor |
US7400014B2 (en) * | 2004-04-20 | 2008-07-15 | International Rectifier Corporation | ACCUFET with schottky source contact |
US8247296B2 (en) * | 2009-12-09 | 2012-08-21 | Semiconductor Components Industries, Llc | Method of forming an insulated gate field effect transistor device having a shield electrode structure |
US20130248998A1 (en) * | 2012-03-23 | 2013-09-26 | Kabushiki Kaisha Toshiba | Semiconductor device |
US8921934B2 (en) * | 2012-07-11 | 2014-12-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET with trench field plate |
US8928075B2 (en) * | 2011-08-04 | 2015-01-06 | Texas Instruments Incorporated | Power integrated circuit including series-connected source substrate and drain substrate power MOSFETs |
US20150187761A1 (en) * | 2013-12-27 | 2015-07-02 | Infineon Technologies Austria Ag | Method for Manufacturing a Semiconductor Device and a Semiconductor Device |
US9306058B2 (en) * | 2013-10-02 | 2016-04-05 | Infineon Technologies Ag | Integrated circuit and method of manufacturing an integrated circuit |
US9419130B2 (en) * | 2013-11-27 | 2016-08-16 | Infineon Technologies Austria Ag | Semiconductor device and integrated circuit |
US9431490B2 (en) * | 2013-08-09 | 2016-08-30 | Infineon Technologies Austria Ag | Power semiconductor device and method |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10262418B3 (en) * | 2002-02-21 | 2015-10-08 | Infineon Technologies Ag | MOS transistor means |
DE102004005775B4 (en) * | 2004-02-05 | 2009-10-22 | Infineon Technologies Ag | Semiconductor device |
DE102006053145B4 (en) * | 2005-11-14 | 2014-07-10 | Denso Corporation | Semiconductor device with separation region |
US8004051B2 (en) * | 2009-02-06 | 2011-08-23 | Texas Instruments Incorporated | Lateral trench MOSFET having a field plate |
JP4966351B2 (en) * | 2009-09-24 | 2012-07-04 | 株式会社東芝 | Semiconductor device |
EP2639833B1 (en) * | 2012-03-16 | 2020-04-29 | ams AG | Method of making a high-voltage field-effect transistor |
US9799762B2 (en) * | 2012-12-03 | 2017-10-24 | Infineon Technologies Ag | Semiconductor device and method of manufacturing a semiconductor device |
-
2015
- 2015-06-15 DE DE102015109538.6A patent/DE102015109538B3/en active Active
-
2016
- 2016-06-14 CN CN201610416011.7A patent/CN106252413B/en active Active
- 2016-06-14 US US15/182,120 patent/US9673320B2/en active Active
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6936890B2 (en) * | 2001-09-13 | 2005-08-30 | Koninklijke Philips Electronics N.V. | Edge termination in MOS transistors |
US7400014B2 (en) * | 2004-04-20 | 2008-07-15 | International Rectifier Corporation | ACCUFET with schottky source contact |
US20060076621A1 (en) * | 2004-09-30 | 2006-04-13 | Franz Hirler | Lateral semiconductor transistor |
US8247296B2 (en) * | 2009-12-09 | 2012-08-21 | Semiconductor Components Industries, Llc | Method of forming an insulated gate field effect transistor device having a shield electrode structure |
US8928075B2 (en) * | 2011-08-04 | 2015-01-06 | Texas Instruments Incorporated | Power integrated circuit including series-connected source substrate and drain substrate power MOSFETs |
US9076671B2 (en) * | 2011-08-04 | 2015-07-07 | Texas Instruments Incorporated | Power integrated circuit including series-connected source substrate and drain substrate power mosfets |
US20130248998A1 (en) * | 2012-03-23 | 2013-09-26 | Kabushiki Kaisha Toshiba | Semiconductor device |
US8921934B2 (en) * | 2012-07-11 | 2014-12-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET with trench field plate |
US9431490B2 (en) * | 2013-08-09 | 2016-08-30 | Infineon Technologies Austria Ag | Power semiconductor device and method |
US9306058B2 (en) * | 2013-10-02 | 2016-04-05 | Infineon Technologies Ag | Integrated circuit and method of manufacturing an integrated circuit |
US9419130B2 (en) * | 2013-11-27 | 2016-08-16 | Infineon Technologies Austria Ag | Semiconductor device and integrated circuit |
US20150187761A1 (en) * | 2013-12-27 | 2015-07-02 | Infineon Technologies Austria Ag | Method for Manufacturing a Semiconductor Device and a Semiconductor Device |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10381475B2 (en) * | 2015-08-14 | 2019-08-13 | Infineon Technologies Dresden Gmbh | Semiconductor device comprising a transistor cell including a source contact in a trench, method for manufacturing the semiconductor device and integrated circuit |
US11320493B2 (en) | 2017-07-07 | 2022-05-03 | Siemens Energy Global GmbH & Co. KG | Electric short-circuit device |
Also Published As
Publication number | Publication date |
---|---|
DE102015109538B3 (en) | 2016-12-08 |
US9673320B2 (en) | 2017-06-06 |
CN106252413B (en) | 2019-07-16 |
CN106252413A (en) | 2016-12-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10700192B2 (en) | Semiconductor device having a source electrode contact trench | |
KR101552022B1 (en) | Semiconductor device and method of manufacturing a semiconductor device | |
CN106972050B (en) | Local self-bias isolation in semiconductor devices | |
US9673320B2 (en) | Transistor with improved avalanche breakdown behavior | |
US11245002B2 (en) | Superjunction transistor arrangement and method of producing thereof | |
US8431990B2 (en) | Semiconductor device | |
US9825148B2 (en) | Semiconductor device comprising an isolation trench | |
KR102068842B1 (en) | Semiconductor power device | |
US20160087034A1 (en) | Termination of super junction power mosfet | |
US9812563B2 (en) | Transistor with field electrodes and improved avalanche breakdown behavior | |
US11581409B2 (en) | Transistor device with a field electrode that includes two layers | |
US20210126125A1 (en) | Transistor devices with termination regions | |
CN106169503B (en) | Semiconductor device with vertical floating ring and method of manufacturing the same | |
US20140183624A1 (en) | Adaptive Charge Balanced MOSFET Techniques | |
US11227945B2 (en) | Transistor having at least one transistor cell with a field electrode | |
US20200144415A1 (en) | High-voltage semiconductor devices | |
US20170170311A1 (en) | High voltage ldmos transistor and methods for manufacturing the same | |
US10032907B2 (en) | TrenchMOS | |
US11309434B2 (en) | Semiconductor device and method of producing the same | |
KR20220124345A (en) | Superjunction semiconductor device with differntial effective thickness and method for manufacturing same | |
KR20220124346A (en) | Superjunction semiconductor device having a floating region and method for manufacturing same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MEISER, ANDREAS;SCHLOESSER, TILL;REEL/FRAME:039401/0479 Effective date: 20160704 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |