US20160351733A1 - Dry etch method for texturing silicon and device - Google Patents
Dry etch method for texturing silicon and device Download PDFInfo
- Publication number
- US20160351733A1 US20160351733A1 US14/727,450 US201514727450A US2016351733A1 US 20160351733 A1 US20160351733 A1 US 20160351733A1 US 201514727450 A US201514727450 A US 201514727450A US 2016351733 A1 US2016351733 A1 US 2016351733A1
- Authority
- US
- United States
- Prior art keywords
- wafer
- silicon
- silicon wafer
- accordance
- shaped recesses
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 61
- 239000010703 silicon Substances 0.000 title claims abstract description 61
- 238000000034 method Methods 0.000 title abstract description 29
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 60
- NINIDFKCEFEMDL-UHFFFAOYSA-N Sulfur Chemical compound [S] NINIDFKCEFEMDL-UHFFFAOYSA-N 0.000 claims abstract description 29
- 229910052717 sulfur Inorganic materials 0.000 claims abstract description 28
- 239000011593 sulfur Substances 0.000 claims abstract description 28
- 239000000758 substrate Substances 0.000 claims description 18
- 238000010438 heat treatment Methods 0.000 abstract description 3
- 238000004227 thermal cracking Methods 0.000 abstract description 3
- 235000012431 wafers Nutrition 0.000 description 72
- 230000008569 process Effects 0.000 description 14
- 238000005530 etching Methods 0.000 description 13
- 239000000463 material Substances 0.000 description 10
- 239000007789 gas Substances 0.000 description 7
- 229910008048 Si-S Inorganic materials 0.000 description 6
- 229910006336 Si—S Inorganic materials 0.000 description 6
- 150000001875 compounds Chemical class 0.000 description 6
- 238000005336 cracking Methods 0.000 description 6
- 238000010521 absorption reaction Methods 0.000 description 5
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 238000005137 deposition process Methods 0.000 description 5
- 230000004907 flux Effects 0.000 description 5
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 3
- 239000007795 chemical reaction product Substances 0.000 description 3
- 238000004140 cleaning Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 239000000047 product Substances 0.000 description 3
- 230000005855 radiation Effects 0.000 description 3
- 238000003860 storage Methods 0.000 description 3
- 239000002341 toxic gas Substances 0.000 description 3
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 2
- 239000006096 absorbing agent Substances 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 229910052739 hydrogen Inorganic materials 0.000 description 2
- 239000001257 hydrogen Substances 0.000 description 2
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 2
- 231100001231 less toxic Toxicity 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 238000001000 micrograph Methods 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 239000002699 waste material Substances 0.000 description 2
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 2
- 239000011787 zinc oxide Substances 0.000 description 2
- 229910020751 SixGe1-x Inorganic materials 0.000 description 1
- 239000011358 absorbing material Substances 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 238000007872 degassing Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 229910021424 microcrystalline silicon Inorganic materials 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 238000007670 refining Methods 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 238000001878 scanning electron micrograph Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
- -1 such as Substances 0.000 description 1
- 231100000419 toxicity Toxicity 0.000 description 1
- 230000001988 toxicity Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0236—Special surface textures
- H01L31/02366—Special surface textures of the substrate or of a layer on the substrate, e.g. textured ITO/glass substrate or superstrate, textured polymer layer on glass substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0236—Special surface textures
- H01L31/02363—Special surface textures of the semiconductor body itself, e.g. textured active layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/0352—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
- H01L31/035272—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions characterised by at least one potential jump barrier or surface barrier
- H01L31/035281—Shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/036—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/036—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes
- H01L31/0392—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes including thin films deposited on metallic or insulating substrates ; characterised by specific substrate materials or substrate features or by the presence of intermediate layers, e.g. barrier layers, on the substrate
- H01L31/03921—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes including thin films deposited on metallic or insulating substrates ; characterised by specific substrate materials or substrate features or by the presence of intermediate layers, e.g. barrier layers, on the substrate including only elements of Group IV of the Periodic System
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier
- H01L31/072—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the PN heterojunction type
- H01L31/0745—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells
- H01L31/0747—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells comprising a heterojunction of crystalline and amorphous materials, e.g. heterojunction with intrinsic thin layer or HIT® solar cells; solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic System
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/186—Particular post-treatment for the devices, e.g. annealing, impurity gettering, short-circuit elimination, recrystallisation
- H01L31/1864—Annealing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/20—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof such devices or parts thereof comprising amorphous semiconductor materials
- H01L31/208—Particular post-treatment of the devices, e.g. annealing, short-circuit elimination
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/547—Monocrystalline silicon PV cells
Definitions
- the present invention relates to processing of substrates, and more particularly to a dry etch method for texturing substrates using cracked sulfur.
- anisotropically-etched silicon Many methods for texturing silicon require highly toxic gases (e.g., SF6) and/or require specific tooling (e.g., reactive ion etch (RIE) chambers). The toxicity of the gases and the need for special tooling contribute to elevated costs of silicon devices processed in such as a way. Methods for anisotropic etching of Si are more expensive as they require high capital equipment costs and toxic gas handling.
- highly toxic gases e.g., SF6
- specific tooling e.g., reactive ion etch (RIE) chambers.
- RIE reactive ion etch
- a method for texturing silicon includes loading a silicon wafer into a vacuum chamber, heating the silicon wafer and thermal cracking a gas to generate cracked sulfur species.
- the silicon wafer is exposed to the cracked sulfur species for a time duration in accordance with a texture characteristic needed for a surface of the silicon wafer.
- Another method for texturing silicon includes cleaning a silicon wafer to remove oxide; loading the silicon wafer into a vacuum chamber; degassing the wafer to expose a clean Si surface; heating the silicon wafer in the vacuum chamber to a temperature greater than about 350 degrees C.; flowing thermally cracked sulfur species into the vacuum chamber; anisotropically etching the silicon wafer with the cracked sulfur species for a time duration in accordance with a texture characteristic needed for a surface of the silicon wafer; and exhausting volatile Si—S specifies generated by etching the silicon wafer.
- a photovoltaic device includes a textured silicon substrate including pyramidal shaped recesses formed in a surface thereof, the pyramidal shaped recesses including exposed (111) silicon surfaces.
- a junction layer is formed in accordance with the textured silicon substrate.
- a first electrode layer is formed in contact with the silicon substrate.
- a second electrode layer is formed over the junction layer.
- FIG. 1 is a block/flow diagram showing a method for etching to texture silicon in accordance with the present principles
- FIG. 2 is a scanning electron microscope image of a cross-section of a silicon wafer after anisotropic etching using cracked sulfur in accordance with the present principles
- FIG. 3 is a scanning electron microscope image of a top down view of a silicon wafer after anisotropic etching using cracked sulfur in accordance with the present principles
- FIG. 4 is a schematic of a cross-sectional view of a silicon wafer having pyramidal recesses formed therein in accordance with the present principles
- FIG. 5 is a schematic of a cross-sectional view of the silicon wafer having a first electrode layer formed thereon in accordance with the present principles
- FIG. 6 is a schematic of a cross-sectional view of the silicon wafer having a diode stack formed on the first electrode layer in accordance with the present principles
- FIG. 7 is a schematic of cross-sectional view of the silicon wafer having a second electrode layer formed on the diode stack in accordance with the present principles
- FIG. 8 is a schematic of cross-sectional view of a textured silicon wafer included as a component of a photovoltaic device in accordance with the present principles.
- FIG. 9 is a block/flow diagram showing a method for etching to texture silicon in accordance with the present principles.
- anisotropic etching processes are provided where the etching process employs a highly reactive but less toxic gas.
- thermally-cracked sulfur which is highly reactive, forms Si—S compounds, which can be removed at modest temperatures. This process exposes the Si (111) surface by etching a (100) wafer.
- the cracked sulfur can be prepared using a commercial source or by employing a custom-built apparatus.
- the sulfur source preferably includes 2-zones where a “bulk zone” containing sulfur (molecules of S 2 to S 8 ) is heated to modest temperature (100-200 degrees C.), and the gas then passes through a “cracking zone” held at a temperature greater than about 400 degrees C.
- the (111) surface becomes exposed and forms a textured surface.
- the substrates or wafers etched in accordance with the present principles may be employed as part of a device design.
- a design for a photovoltaic device may be created for integrated circuit integration or may be combined with components on a printed circuit board.
- the circuit/board may be embodied in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips or photovoltaic devices, the designer may transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly.
- physical means e.g., by providing a copy of the storage medium storing the design
- electronically e.g., through the Internet
- the stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer.
- the photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
- Methods as described herein may be used in the fabrication of photovoltaic devices and/or integrated circuit chips with photovoltaic devices.
- the resulting devices/chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged devices/chips), as a bare die, or in a packaged form.
- the device/chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the devices/chips are then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, ranging from toys, energy collectors, solar devices and other applications including computer products or devices having a display, a keyboard or other input device, and a central processor.
- the photovoltaic devices described herein are particularly useful for solar cells or panels employed to provide power to electronic devices, homes, buildings, vehicles, etc.
- material compounds will be described in terms of listed elements, e.g., SiGe. These compounds include different proportions of the elements within the compound, e.g., SiGe includes Si x Ge 1-x where x is less than or equal to 1, etc. In addition, other elements may be included in the compound and still function in accordance with the present principles. The compounds with additional elements will be referred to herein as alloys.
- the present embodiments may be part of a photovoltaic device or circuit, and the circuits as described herein may be part of a design for an integrated circuit chip, a solar cell, a light sensitive device, etc.
- the photovoltaic device may be a large scale device on the order of feet or meters in length and/or width, or may be a small scale device for use in calculators, solar powered lights, etc.
- any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B).
- such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C).
- This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
- FIG. 1 a method for texturing a substrate is shown in accordance with one embodiment.
- the functions noted in the blocks may occur out of the order noted in the figures.
- two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved.
- each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration can be implemented by special purpose hardware-based systems that perform the specified functions or acts or carry out combinations of special purpose hardware and computer instructions.
- a silicon wafer is cleaned to prepare its surface for processing.
- Different cleaning techniques may be employed.
- an HF dip may be employed to remove oxide from the wafer.
- the wafer preferably includes a monocrystalline wafer although polycrystalline substrates may also be employed. Other materials such as SiGe, SiC, etc. may also be employed.
- a wafer is loaded into a processing chamber for texturing.
- the processing chamber includes a vacuum chamber, which is evacuated and heated to a temperature of at least 600 degrees C. to “degas” the wafer (e.g., remove the hydrogen termination from the surface).
- the substrate is then held at a temperature greater than about 350 degrees C.
- the substrate is heated to a temperature of between about 450 degrees C. and about 500 degrees C.
- the temperature is maintained to achieve equilibrium (e.g., the wafer temperature reaches approximately 450-500 degrees C.).
- the wafer is dry etched using thermally-cracked sulfur.
- the wafer is exposed to flux of the cracked sulfur for the needed duration.
- the duration is proportional to the amount of texturing desired for the wafer.
- the cracked sulfur is highly reactive with the Si of the wafer and forms Si—S species which can be removed at modest temperatures, e.g., greater than about 400 degrees C.
- the rate of removal of volatile Si—S species depends on the crystallographic direction in the Si, and preferentially expose the (111) surfaces, e.g., from a (100) Si wafer.
- the cracked sulfur may be prepared using a commercial source or a custom-built apparatus.
- Thermal cracking is a refining process in which heat is employed to break down the larger S 2 to S 8 molecules into atomic sulfur (its most reactive form).
- a 2-zone device is employed where S 2 to S 8 gas passes from a first chamber (herein referred to as the “bulk zone”) held at a temperature of approximately 100-200 degrees C. through a second zone referred to as a “cracking zone”, which is functionally a tube held at greater than about 400 degrees C.
- the atomic S species are directed into the chamber towards the wafer.
- the atomic S gas reacts with the wafer and reaction products are removed.
- the products are significantly less toxic than conventional dry etching processes.
- the dry etching occurs by managing the gas in the chamber as opposed to reactive ion etching or other high voltage etch processes.
- the dry etch process is anisotropic, selectively removing Si to expose (111) surfaces from a Si (100) wafer.
- Gas flow is regulated through a needle valve into an independently heated cracking zone.
- the temperature of the cracking zone may be adjusted to generate the sulfur flux or beam of sulfur species.
- the cracking zone may be constructed of corrosion resistant material, such as, quartz or the like.
- the cracked sulfur source may include a nozzle that provides flux uniformity and reduces material waste. The source is loaded into the large capacity crucible and heated.
- a controlled needle valve in a conductance tube regulates the amount of evaporated material which enters a growth chamber (where the wafer is located).
- the conductance zone temperature is controlled so as to produce beams of cracked material and an integrated nozzle optimizes the flux uniformity across the wafer while minimizing material waste.
- a scanning electron microscope (SEM) image 200 shows a cross-section of a Si (100) wafer exposed to the anisotropic etch process in accordance with the present principles.
- the wafer surface includes recesses or craters 202 where Si has been removed to expose (111) surfaces (e.g., sides walls of the craters).
- the craters may include a depth of about 10 nm to about 300 nm, although other depths are contemplated.
- the depths of the craters can be repeatably controlled by the duration of exposure in the texturing process, depending on the other process parameters (e.g., S concentration, temperature, flow rate, etc.).
- a top down SEM image 300 of Si (100) etched by a reactive S dry etch at 450-500 degrees C. is depicted.
- the surface includes diamond-shaped craters 302 formed across the surface.
- the craters form reverse pyramidal recesses with sidewalls being Si (111) surfaces.
- the size and spacing of the craters is somewhat random.
- the size of the craters may be between about 20 nm to about 100 nm, although the sizes may be varied to larger or smaller sizes depending on exposure time to the S etchant. Size here refers to a largest distance across the recess or crater as measured from a top surface of the wafer.
- a silicon wafer 402 textured in accordance with the present principles is illustratively shown.
- the wafer 402 includes reverse pyramidal recesses 404 with sidewalls 406 being Si (111) surfaces.
- the textured surface of wafer 402 is particularly useful in absorption related applications such as solar cells, photodetectors, photosensitive devices, etc.
- the present principles provide photovoltaic devices and methods for fabrication that improve absorption of incident radiation.
- textured silicon is a desired material as it maximizes absorption of a light spectrum and minimizes reflection.
- recesses 404 formed in accordance with the present principles may be employed for further forming p-i-n (or n-i-p) diode layers or other layers for the formation of a photovoltaic cell or cells.
- p-i-n or n-i-p diode layers or other layers for the formation of a photovoltaic cell or cells.
- substrate/wafer 402 may be employed with recesses 404 formed in accordance with the present principles.
- a first electrode layer 410 is conformally formed on a surface of the wafer 402 by a deposition process.
- the first electrode layer 410 may include a conductive material such as a transparent conductive oxide (e.g., zinc oxide, indium tin oxide, indium zinc oxide, etc.), ultra-thin metal (e.g., 20 nm or less in thickness) or other conductive structure.
- the deposition process may include a chemical vapor deposition process or other suitable deposition process.
- a junction layer (p-i-n diode stack) 412 is formed over the first electrode 410 .
- the stack or junction layer 412 preferably includes a first doped layer (p-doped layer), and optionally an intrinsic layer (i-layer) and a second doped layer (n-doped layer). The polarity of the doped layers may be reversed.
- the stack 412 may be formed using a chemical vapor deposition (CVD) or plasma enhance CVD (PECVD) process.
- the stack 412 provides active areas for absorbing radiation and converting the radiation into charge flow as is known in the art.
- a plurality of different materials may be selected for the layers in stack 412 .
- the first and second doped layers may include doped polycrystalline/microcrystalline silicon and the intrinsic layer may include undoped amorphous silicon.
- a second electrode 414 is formed on the stack 412 to form a photovoltaic device 400 .
- the second electrode 414 may include a transparent conductive material such as a transparent conductive oxide (e.g., zinc oxide, indium tin oxide, indium zinc oxide, etc.), ultra-thin metal (e.g., 20 nm or less in thickness) or other conductive structure.
- the deposition process may include a CVD, PECVD or other suitable deposition process.
- the craters or recesses 404 assist in increasing the optical path length of light inside of the absorbing materials, thereby improving absorption.
- the structures depicted in FIGS. 4-7 may be constructed to receive and scatter light and increase the optical path length of light in the semiconductors and therefore the overall absorption and collection efficiency in any incident light direction as compared with a flat surface cell.
- the etched silicon wafer 402 may be employed as one component of a Si-based photovoltaic device 420 .
- the silicon wafer 402 may be employed as an absorber layer (e.g., p-type doping) with an electrode 418 formed on a first side, and a buffer layer (or n-type inversion surface) 416 formed on the textured side.
- the buffer layer 416 may include another electrode 414 (e.g., a transparent electrode) formed thereon.
- the buffer layer 416 may include amorphous Si (hydrogenated), etc. to form a junction layer (e.g., p-n junction).
- Other configurations are also contemplated with additional layers or features.
- junction layer may include a p-i-n stack, n-i-p stack, a p-n junction or n-p junction.
- tandem cells may be added to the photovoltaic device as needed or desired. Tandem cells include additional photovoltaic devices that can be stacked on one another.
- a method for texturing silicon is shown in accordance with illustrative embodiments.
- a silicon wafer is cleaned to remove oxide. This may include an HF etch or other etching or cleaning process.
- the silicon wafer is loaded into a vacuum chamber.
- the silicon wafer is degassed to remove the surface termination (e.g., hydrogen if using an HF etch to remove the oxide). The base pressure needed may depend on the application.
- the silicon wafer is heated in the vacuum chamber. In one embodiment, the wafer is heated to between about 450 to about 500 degrees C. (or more).
- thermally cracked sulfur species are flowed into the vacuum chamber towards the Si substrate.
- the thermally cracked sulfur species may be supplied from a sulfur source including a cracking zone with a temperature greater than 400 degrees C.
- the silicon wafer is anisotropically etched with the cracked sulfur species for a time duration in accordance with a texture characteristic needed for a surface of the silicon wafer.
- the anisotropic etch may include exposing a (100) silicon wafer to the cracked sulfur species to etch the wafer to expose (111) silicon surfaces.
- the texture characteristic may include pyramidal recesses formed in the wafer having a depth of between about 10 nm and about 300 nm.
- volatile Si—S specifies generated by etching the silicon wafer are exhausted or removed from the wafer/chamber.
- the wafer is formed into a device.
- the device may include a photovoltaic device including a first electrode layer, a p-i-n diode stack and a second electrode layer on the surface of the silicon wafer.
- Other device structures may also be employed that take advantage of the increased surface area and the light capturing effects or the silicon wafer.
- the etched silicon wafer itself may be used as one component of a Si-based photovoltaic device.
- the silicon wafer may be employed as an absorber layer (e.g., p-type) with an electrode formed on a first side and a buffer layer (or n-type inversion surface) formed on the textured side.
- the buffer layer may include another electrode formed thereon.
Abstract
Description
- This invention was made with Government support under CONTRACT NUMBER: DE-EE0006334 awarded by Department of Energy. The Government has certain rights in this invention.
- Technical Field
- The present invention relates to processing of substrates, and more particularly to a dry etch method for texturing substrates using cracked sulfur.
- Description of the Related Art
- Various applications employ anisotropically-etched silicon. Many methods for texturing silicon require highly toxic gases (e.g., SF6) and/or require specific tooling (e.g., reactive ion etch (RIE) chambers). The toxicity of the gases and the need for special tooling contribute to elevated costs of silicon devices processed in such as a way. Methods for anisotropic etching of Si are more expensive as they require high capital equipment costs and toxic gas handling.
- A method for texturing silicon includes loading a silicon wafer into a vacuum chamber, heating the silicon wafer and thermal cracking a gas to generate cracked sulfur species. The silicon wafer is exposed to the cracked sulfur species for a time duration in accordance with a texture characteristic needed for a surface of the silicon wafer.
- Another method for texturing silicon includes cleaning a silicon wafer to remove oxide; loading the silicon wafer into a vacuum chamber; degassing the wafer to expose a clean Si surface; heating the silicon wafer in the vacuum chamber to a temperature greater than about 350 degrees C.; flowing thermally cracked sulfur species into the vacuum chamber; anisotropically etching the silicon wafer with the cracked sulfur species for a time duration in accordance with a texture characteristic needed for a surface of the silicon wafer; and exhausting volatile Si—S specifies generated by etching the silicon wafer.
- A photovoltaic device includes a textured silicon substrate including pyramidal shaped recesses formed in a surface thereof, the pyramidal shaped recesses including exposed (111) silicon surfaces. A junction layer is formed in accordance with the textured silicon substrate. A first electrode layer is formed in contact with the silicon substrate. A second electrode layer is formed over the junction layer.
- These and other features and advantages will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
- The disclosure will provide details in the following description of preferred embodiments with reference to the following figures wherein:
-
FIG. 1 is a block/flow diagram showing a method for etching to texture silicon in accordance with the present principles; -
FIG. 2 is a scanning electron microscope image of a cross-section of a silicon wafer after anisotropic etching using cracked sulfur in accordance with the present principles; -
FIG. 3 is a scanning electron microscope image of a top down view of a silicon wafer after anisotropic etching using cracked sulfur in accordance with the present principles; -
FIG. 4 is a schematic of a cross-sectional view of a silicon wafer having pyramidal recesses formed therein in accordance with the present principles; -
FIG. 5 is a schematic of a cross-sectional view of the silicon wafer having a first electrode layer formed thereon in accordance with the present principles; -
FIG. 6 is a schematic of a cross-sectional view of the silicon wafer having a diode stack formed on the first electrode layer in accordance with the present principles; -
FIG. 7 is a schematic of cross-sectional view of the silicon wafer having a second electrode layer formed on the diode stack in accordance with the present principles; -
FIG. 8 is a schematic of cross-sectional view of a textured silicon wafer included as a component of a photovoltaic device in accordance with the present principles; and -
FIG. 9 is a block/flow diagram showing a method for etching to texture silicon in accordance with the present principles. - In accordance with the present principles, anisotropic etching processes are provided where the etching process employs a highly reactive but less toxic gas. In one embodiment, thermally-cracked sulfur, which is highly reactive, forms Si—S compounds, which can be removed at modest temperatures. This process exposes the Si (111) surface by etching a (100) wafer. The cracked sulfur can be prepared using a commercial source or by employing a custom-built apparatus. The sulfur source preferably includes 2-zones where a “bulk zone” containing sulfur (molecules of S2 to S8) is heated to modest temperature (100-200 degrees C.), and the gas then passes through a “cracking zone” held at a temperature greater than about 400 degrees C. (preferably greater than about 500 degrees C.) to break the molecules down into atomic S species. The atomic S species are then directed towards the Si wafer, which is heated to a temperature at which Si—S species are volatile, thereby etching the wafer. The (111) surface becomes exposed and forms a textured surface.
- It is to be understood that the present invention will be described in terms of a given illustrative architecture having a substrate or wafer; however, other architectures, structures, substrates, materials and process features and steps may be varied within the scope of the present invention.
- It will also be understood that when an element such as a layer, region or substrate is referred to as being “on” or “over” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
- The substrates or wafers etched in accordance with the present principles may be employed as part of a device design. A design for a photovoltaic device may be created for integrated circuit integration or may be combined with components on a printed circuit board. The circuit/board may be embodied in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips or photovoltaic devices, the designer may transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly. The stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer. The photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
- Methods as described herein may be used in the fabrication of photovoltaic devices and/or integrated circuit chips with photovoltaic devices. The resulting devices/chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged devices/chips), as a bare die, or in a packaged form. In the latter case, the device/chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case, the devices/chips are then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys, energy collectors, solar devices and other applications including computer products or devices having a display, a keyboard or other input device, and a central processor. The photovoltaic devices described herein are particularly useful for solar cells or panels employed to provide power to electronic devices, homes, buildings, vehicles, etc.
- It should also be understood that material compounds will be described in terms of listed elements, e.g., SiGe. These compounds include different proportions of the elements within the compound, e.g., SiGe includes SixGe1-x where x is less than or equal to 1, etc. In addition, other elements may be included in the compound and still function in accordance with the present principles. The compounds with additional elements will be referred to herein as alloys.
- The present embodiments may be part of a photovoltaic device or circuit, and the circuits as described herein may be part of a design for an integrated circuit chip, a solar cell, a light sensitive device, etc. The photovoltaic device may be a large scale device on the order of feet or meters in length and/or width, or may be a small scale device for use in calculators, solar powered lights, etc.
- Reference in the specification to “one embodiment” or “an embodiment” of the present principles, as well as other variations thereof, means that a particular feature, structure, characteristic, and so forth described in connection with the embodiment is included in at least one embodiment of the present principles. Thus, the appearances of the phrase “in one embodiment” or “in an embodiment”, as well any other variations, appearing in various places throughout the specification are not necessarily all referring to the same embodiment.
- It is to be appreciated that the use of any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B). As a further example, in the cases of “A, B, and/or C” and “at least one of A, B, and C”, such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C). This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
- Referring now to the drawings in which like numerals represent the same or similar elements and initially to
FIG. 1 , a method for texturing a substrate is shown in accordance with one embodiment. In some alternative implementations, the functions noted in the blocks may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. It will also be noted that each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration, can be implemented by special purpose hardware-based systems that perform the specified functions or acts or carry out combinations of special purpose hardware and computer instructions. - In
block 102, a silicon wafer is cleaned to prepare its surface for processing. Different cleaning techniques may be employed. In one embodiment, an HF dip may be employed to remove oxide from the wafer. The wafer preferably includes a monocrystalline wafer although polycrystalline substrates may also be employed. Other materials such as SiGe, SiC, etc. may also be employed. - In
block 104, a wafer is loaded into a processing chamber for texturing. The processing chamber includes a vacuum chamber, which is evacuated and heated to a temperature of at least 600 degrees C. to “degas” the wafer (e.g., remove the hydrogen termination from the surface). The substrate is then held at a temperature greater than about 350 degrees C. In one particularly useful embodiment, the substrate is heated to a temperature of between about 450 degrees C. and about 500 degrees C. The temperature is maintained to achieve equilibrium (e.g., the wafer temperature reaches approximately 450-500 degrees C.). - In
block 106, the wafer is dry etched using thermally-cracked sulfur. The wafer is exposed to flux of the cracked sulfur for the needed duration. The duration is proportional to the amount of texturing desired for the wafer. The cracked sulfur is highly reactive with the Si of the wafer and forms Si—S species which can be removed at modest temperatures, e.g., greater than about 400 degrees C. The rate of removal of volatile Si—S species depends on the crystallographic direction in the Si, and preferentially expose the (111) surfaces, e.g., from a (100) Si wafer. - The cracked sulfur may be prepared using a commercial source or a custom-built apparatus. Thermal cracking is a refining process in which heat is employed to break down the larger S2 to S8 molecules into atomic sulfur (its most reactive form).
- In one particularly useful embodiment, a 2-zone device is employed where S2 to S8 gas passes from a first chamber (herein referred to as the “bulk zone”) held at a temperature of approximately 100-200 degrees C. through a second zone referred to as a “cracking zone”, which is functionally a tube held at greater than about 400 degrees C. Once thermally cracked, the atomic S species are directed into the chamber towards the wafer. The atomic S gas reacts with the wafer and reaction products are removed. The products are significantly less toxic than conventional dry etching processes. In addition, the dry etching occurs by managing the gas in the chamber as opposed to reactive ion etching or other high voltage etch processes. In addition, the dry etch process is anisotropic, selectively removing Si to expose (111) surfaces from a Si (100) wafer.
- In one embodiment, a crucible is heated to generate a sulfur beam flux (which may include, e.g., Sn where n=8, 7, 6, 5, 3, 2). Gas flow is regulated through a needle valve into an independently heated cracking zone. The temperature of the cracking zone may be adjusted to generate the sulfur flux or beam of sulfur species. The cracking zone may be constructed of corrosion resistant material, such as, quartz or the like. The cracked sulfur source may include a nozzle that provides flux uniformity and reduces material waste. The source is loaded into the large capacity crucible and heated. A controlled needle valve in a conductance tube regulates the amount of evaporated material which enters a growth chamber (where the wafer is located). The conductance zone temperature is controlled so as to produce beams of cracked material and an integrated nozzle optimizes the flux uniformity across the wafer while minimizing material waste.
- Referring to
FIG. 2 , a scanning electron microscope (SEM)image 200 shows a cross-section of a Si (100) wafer exposed to the anisotropic etch process in accordance with the present principles. The wafer surface includes recesses orcraters 202 where Si has been removed to expose (111) surfaces (e.g., sides walls of the craters). The craters may include a depth of about 10 nm to about 300 nm, although other depths are contemplated. The depths of the craters can be repeatably controlled by the duration of exposure in the texturing process, depending on the other process parameters (e.g., S concentration, temperature, flow rate, etc.). - Referring to
FIG. 3 , a top downSEM image 300 of Si (100) etched by a reactive S dry etch at 450-500 degrees C. is depicted. The surface includes diamond-shapedcraters 302 formed across the surface. The craters form reverse pyramidal recesses with sidewalls being Si (111) surfaces. The size and spacing of the craters is somewhat random. The size of the craters may be between about 20 nm to about 100 nm, although the sizes may be varied to larger or smaller sizes depending on exposure time to the S etchant. Size here refers to a largest distance across the recess or crater as measured from a top surface of the wafer. - Referring to
FIG. 4 , asilicon wafer 402 textured in accordance with the present principles is illustratively shown. Thewafer 402 includes reversepyramidal recesses 404 withsidewalls 406 being Si (111) surfaces. The textured surface ofwafer 402 is particularly useful in absorption related applications such as solar cells, photodetectors, photosensitive devices, etc. The present principles provide photovoltaic devices and methods for fabrication that improve absorption of incident radiation. For high efficiency silicon solar cells, textured silicon is a desired material as it maximizes absorption of a light spectrum and minimizes reflection. In one embodiment, recesses 404 formed in accordance with the present principles may be employed for further forming p-i-n (or n-i-p) diode layers or other layers for the formation of a photovoltaic cell or cells. The following is an illustrative description of one embodiment, other structures, tandem structures, etc. may also be employed with substrate/wafer 402. - Referring to
FIG. 5 , afirst electrode layer 410 is conformally formed on a surface of thewafer 402 by a deposition process. Thefirst electrode layer 410 may include a conductive material such as a transparent conductive oxide (e.g., zinc oxide, indium tin oxide, indium zinc oxide, etc.), ultra-thin metal (e.g., 20 nm or less in thickness) or other conductive structure. The deposition process may include a chemical vapor deposition process or other suitable deposition process. - Referring to
FIG. 6 , a junction layer (p-i-n diode stack) 412 is formed over thefirst electrode 410. The stack orjunction layer 412 preferably includes a first doped layer (p-doped layer), and optionally an intrinsic layer (i-layer) and a second doped layer (n-doped layer). The polarity of the doped layers may be reversed. Thestack 412 may be formed using a chemical vapor deposition (CVD) or plasma enhance CVD (PECVD) process. Thestack 412 provides active areas for absorbing radiation and converting the radiation into charge flow as is known in the art. A plurality of different materials may be selected for the layers instack 412. In one particularly useful embodiment, the first and second doped layers may include doped polycrystalline/microcrystalline silicon and the intrinsic layer may include undoped amorphous silicon. - Referring to
FIG. 7 , asecond electrode 414 is formed on thestack 412 to form aphotovoltaic device 400. Thesecond electrode 414 may include a transparent conductive material such as a transparent conductive oxide (e.g., zinc oxide, indium tin oxide, indium zinc oxide, etc.), ultra-thin metal (e.g., 20 nm or less in thickness) or other conductive structure. The deposition process may include a CVD, PECVD or other suitable deposition process. - The craters or
recesses 404 assist in increasing the optical path length of light inside of the absorbing materials, thereby improving absorption. The structures depicted inFIGS. 4-7 may be constructed to receive and scatter light and increase the optical path length of light in the semiconductors and therefore the overall absorption and collection efficiency in any incident light direction as compared with a flat surface cell. - Referring to
FIG. 8 , the etchedsilicon wafer 402 may be employed as one component of a Si-basedphotovoltaic device 420. Thesilicon wafer 402 may be employed as an absorber layer (e.g., p-type doping) with anelectrode 418 formed on a first side, and a buffer layer (or n-type inversion surface) 416 formed on the textured side. Thebuffer layer 416 may include another electrode 414 (e.g., a transparent electrode) formed thereon. Thebuffer layer 416 may include amorphous Si (hydrogenated), etc. to form a junction layer (e.g., p-n junction). Other configurations are also contemplated with additional layers or features. It should be noted that the junction layer may include a p-i-n stack, n-i-p stack, a p-n junction or n-p junction. In addition, tandem cells may be added to the photovoltaic device as needed or desired. Tandem cells include additional photovoltaic devices that can be stacked on one another. - Referring to
FIG. 9 , a method for texturing silicon is shown in accordance with illustrative embodiments. Inblock 502, a silicon wafer is cleaned to remove oxide. This may include an HF etch or other etching or cleaning process. Inblock 504, the silicon wafer is loaded into a vacuum chamber. Inblock 506, the silicon wafer is degassed to remove the surface termination (e.g., hydrogen if using an HF etch to remove the oxide). The base pressure needed may depend on the application. Inblock 508, the silicon wafer is heated in the vacuum chamber. In one embodiment, the wafer is heated to between about 450 to about 500 degrees C. (or more). - In
block 510, thermally cracked sulfur species are flowed into the vacuum chamber towards the Si substrate. The cracked sulfur species may include one or more of Sn where n=8, 7, 6, 5, 3, 2. The thermally cracked sulfur species may be supplied from a sulfur source including a cracking zone with a temperature greater than 400 degrees C. - In
block 512, the silicon wafer is anisotropically etched with the cracked sulfur species for a time duration in accordance with a texture characteristic needed for a surface of the silicon wafer. The longer the duration the larger and deeper the recesses for the surface of the wafer. The anisotropic etch may include exposing a (100) silicon wafer to the cracked sulfur species to etch the wafer to expose (111) silicon surfaces. The texture characteristic may include pyramidal recesses formed in the wafer having a depth of between about 10 nm and about 300 nm. - In
block 514, volatile Si—S specifies generated by etching the silicon wafer are exhausted or removed from the wafer/chamber. Inblock 516, the wafer is formed into a device. For example, the device may include a photovoltaic device including a first electrode layer, a p-i-n diode stack and a second electrode layer on the surface of the silicon wafer. Other device structures may also be employed that take advantage of the increased surface area and the light capturing effects or the silicon wafer. For example, the etched silicon wafer itself may be used as one component of a Si-based photovoltaic device. The silicon wafer may be employed as an absorber layer (e.g., p-type) with an electrode formed on a first side and a buffer layer (or n-type inversion surface) formed on the textured side. The buffer layer may include another electrode formed thereon. - Having described preferred embodiments for a dry etch method for texturing silicon (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments disclosed which are within the scope of the invention as outlined by the appended claims. Having thus described aspects of the invention, with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.
Claims (7)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/727,450 US20160351733A1 (en) | 2015-06-01 | 2015-06-01 | Dry etch method for texturing silicon and device |
US14/747,954 US9716195B2 (en) | 2015-06-01 | 2015-06-23 | Dry etch method for texturing silicon and device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/727,450 US20160351733A1 (en) | 2015-06-01 | 2015-06-01 | Dry etch method for texturing silicon and device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/747,954 Continuation US9716195B2 (en) | 2015-06-01 | 2015-06-23 | Dry etch method for texturing silicon and device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20160351733A1 true US20160351733A1 (en) | 2016-12-01 |
Family
ID=57399007
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/727,450 Abandoned US20160351733A1 (en) | 2015-06-01 | 2015-06-01 | Dry etch method for texturing silicon and device |
US14/747,954 Expired - Fee Related US9716195B2 (en) | 2015-06-01 | 2015-06-23 | Dry etch method for texturing silicon and device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/747,954 Expired - Fee Related US9716195B2 (en) | 2015-06-01 | 2015-06-23 | Dry etch method for texturing silicon and device |
Country Status (1)
Country | Link |
---|---|
US (2) | US20160351733A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11088189B2 (en) | 2017-11-14 | 2021-08-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | High light absorption structure for semiconductor image sensor |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090056805A1 (en) * | 2007-08-28 | 2009-03-05 | Blue Square Energy Incorporated | Photovoltaic Thin-Film Solar Cell and Method Of Making The Same |
US8012787B2 (en) * | 2008-04-30 | 2011-09-06 | Mitsubishi Electric Corporation | Photovoltaic device and manufacturing method thereof |
US20130214271A1 (en) * | 2012-02-17 | 2013-08-22 | Semiconductor Energy Laboratory Co., Ltd. | P-Type Semiconductor Material and Semiconductor Device |
US20130284235A1 (en) * | 2010-12-29 | 2013-10-31 | Sanyo Electric Co., Ltd. | Solar cell and solar cell module |
US20140000692A1 (en) * | 2012-06-28 | 2014-01-02 | International Business Machines Corporation | Transparent conductive electrode for three dimensional photovoltaic device |
US8652869B2 (en) * | 2009-03-25 | 2014-02-18 | Mitsubishi Electric Corporation | Method for roughening substrate surface and method for manufacturing photovoltaic device |
US20150056743A1 (en) * | 2012-03-12 | 2015-02-26 | Mitsubishi Electric Corporation | Manufacturing method of solar cell |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
BE756807A (en) | 1969-09-29 | 1971-03-29 | Motorola Inc | PROCESS FOR NON-PREFERENTIAL ENGRAVING OF SILICON BY A GAS MIXTURE, AND GAS MIXTURE FOR THIS ENGRAVING |
KR0176715B1 (en) * | 1990-07-30 | 1999-04-15 | 오가 노리오 | Dry etching method |
JPH04142738A (en) | 1990-10-04 | 1992-05-15 | Sony Corp | Dry-etching method |
US5314576A (en) | 1992-06-09 | 1994-05-24 | Sony Corporation | Dry etching method using (SN)x protective layer |
JPH07193053A (en) | 1993-12-27 | 1995-07-28 | Sony Corp | Etching method for semiconductor having super-lattice structure |
US7582840B2 (en) | 2007-07-26 | 2009-09-01 | Sony Ericsson Mobile Communications Ab | User control interface |
US20100051577A1 (en) | 2008-09-03 | 2010-03-04 | Micron Technology, Inc. | Copper layer processing |
US8633116B2 (en) * | 2010-01-26 | 2014-01-21 | Ulvac, Inc. | Dry etching method |
LT2569802T (en) * | 2010-05-11 | 2017-12-27 | Ultra High Vacuum Solutions Ltd. T/A Nines Engineering | Method to control surface texture modification of silicon wafers for photovoltaic cell devices |
WO2011158514A1 (en) * | 2010-06-17 | 2011-12-22 | パナソニック株式会社 | Polycrystalline-type solar cell panel and process for production thereof |
JP5712653B2 (en) * | 2011-02-08 | 2015-05-07 | 東京エレクトロン株式会社 | Plasma etching method |
KR101215543B1 (en) | 2011-08-10 | 2012-12-26 | 재단법인 서남권청정에너지기술연구원 | Texturing method for using double texturing method of polycrystal silicon wafer for solar cell |
KR20140060599A (en) | 2012-11-09 | 2014-05-21 | 한화케미칼 주식회사 | Texturing method of solar cell wafer |
CN104124307A (en) | 2014-07-22 | 2014-10-29 | 广东爱康太阳能科技有限公司 | Reactive ion etching process and device of crystalline silicon solar cell |
US9287426B1 (en) * | 2014-09-29 | 2016-03-15 | International Business Machines Corporation | Epitaxial growth of CZT(S,Se) on silicon |
-
2015
- 2015-06-01 US US14/727,450 patent/US20160351733A1/en not_active Abandoned
- 2015-06-23 US US14/747,954 patent/US9716195B2/en not_active Expired - Fee Related
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090056805A1 (en) * | 2007-08-28 | 2009-03-05 | Blue Square Energy Incorporated | Photovoltaic Thin-Film Solar Cell and Method Of Making The Same |
US8012787B2 (en) * | 2008-04-30 | 2011-09-06 | Mitsubishi Electric Corporation | Photovoltaic device and manufacturing method thereof |
US8652869B2 (en) * | 2009-03-25 | 2014-02-18 | Mitsubishi Electric Corporation | Method for roughening substrate surface and method for manufacturing photovoltaic device |
US20130284235A1 (en) * | 2010-12-29 | 2013-10-31 | Sanyo Electric Co., Ltd. | Solar cell and solar cell module |
US20130214271A1 (en) * | 2012-02-17 | 2013-08-22 | Semiconductor Energy Laboratory Co., Ltd. | P-Type Semiconductor Material and Semiconductor Device |
US20150056743A1 (en) * | 2012-03-12 | 2015-02-26 | Mitsubishi Electric Corporation | Manufacturing method of solar cell |
US20140000692A1 (en) * | 2012-06-28 | 2014-01-02 | International Business Machines Corporation | Transparent conductive electrode for three dimensional photovoltaic device |
Also Published As
Publication number | Publication date |
---|---|
US9716195B2 (en) | 2017-07-25 |
US20160351734A1 (en) | 2016-12-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8772770B2 (en) | P-type semiconductor material and semiconductor device | |
US8313975B2 (en) | Method for manufacturing photoelectric conversion device | |
US8816194B2 (en) | Photoelectric conversion device and manufacturing method thereof | |
US20100015749A1 (en) | Rapid thermal oxide passivated solar cell with improved junction | |
AU2015284552A1 (en) | Solar cell emitter region fabrication using ion implantation | |
JP6690859B2 (en) | Relative dopant concentration level in solar cells | |
JP2008181965A (en) | Laminated optoelectric converter and its fabrication process | |
Trompoukis et al. | Passivation of photonic nanostructures for crystalline silicon solar cells | |
US9537038B2 (en) | Solar cell made using a barrier layer between P-type and intrinsic layers | |
US20120273036A1 (en) | Photoelectric conversion device and manufacturing method thereof | |
US9716195B2 (en) | Dry etch method for texturing silicon and device | |
US9437768B2 (en) | Photoelectric conversion device | |
JP2007142471A (en) | Method for manufacturing solar cell | |
US8841544B2 (en) | Uniformly distributed self-assembled solder dot formation for high efficiency solar cells | |
US9263616B2 (en) | Selective emitter photovoltaic device | |
de Vrijer et al. | Advanced textured monocrystalline silicon substrates with high optical scattering yields and low electrical recombination losses for supporting crack‐free nano‐to poly‐crystalline film growth | |
Kunz et al. | Laser structuring of crystalline silicon thin-film solar cells on opaque foreign substrates | |
JP4413237B2 (en) | Manufacturing method of solar cell | |
Kong et al. | Fabrication of silicon pyramid-nanocolumn structures with lowest reflectance by reactive ion etching method | |
Koda et al. | A UV Si-photodiode with almost 100% internal QE and high transmittance on-chip multilayer dielectric stack | |
Murias et al. | Plasma-texturing processes and a-Si: H surface passivation on c-Si wafers for photovoltaic applications | |
Shen | Radial junction solar cells based on heterojunction with intrinsic thin layer (HIT) structure | |
JP2014130943A (en) | Solar cell and manufacturing method therefor | |
Gao | Silicon based heterojunction solar cells and photodetectors | |
KR20100035374A (en) | Texturing method of silicon wafer for solar cell, the silicon wafer for solar cell textured by the same and solar cell comprising the silicon wafer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GERSHON, TALIA S.;HAIGHT, RICHARD A.;KIM, JEEHWAN;AND OTHERS;REEL/FRAME:035758/0032 Effective date: 20150526 |
|
AS | Assignment |
Owner name: ENERGY, UNITED STATES DEPARTMENT OF, DISTRICT OF C Free format text: CONFIRMATORY LICENSE;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:037274/0468 Effective date: 20150720 |
|
AS | Assignment |
Owner name: U.S. DEPARTMENT OF ENERGY, DISTRICT OF COLUMBIA Free format text: CONFIRMATORY LICENSE;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:041630/0672 Effective date: 20150720 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |