US20160284725A1 - Method of fabricating three-dimensional gate-all-around vertical gate structures and semiconductor devices, and three-dimensional gate-all-around vertical gate structures and semiconductor devices thereof - Google Patents
Method of fabricating three-dimensional gate-all-around vertical gate structures and semiconductor devices, and three-dimensional gate-all-around vertical gate structures and semiconductor devices thereof Download PDFInfo
- Publication number
- US20160284725A1 US20160284725A1 US14/666,703 US201514666703A US2016284725A1 US 20160284725 A1 US20160284725 A1 US 20160284725A1 US 201514666703 A US201514666703 A US 201514666703A US 2016284725 A1 US2016284725 A1 US 2016284725A1
- Authority
- US
- United States
- Prior art keywords
- insulative material
- layers
- forming
- identified
- line locations
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 68
- 238000004519 manufacturing process Methods 0.000 title claims description 18
- 239000000463 material Substances 0.000 claims abstract description 175
- 238000000034 method Methods 0.000 claims abstract description 60
- 239000000758 substrate Substances 0.000 claims abstract description 35
- 238000005530 etching Methods 0.000 claims abstract description 16
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 12
- 239000004020 conductor Substances 0.000 claims description 18
- 238000000151 deposition Methods 0.000 claims description 14
- 150000004767 nitrides Chemical class 0.000 claims description 10
- 238000003860 storage Methods 0.000 claims description 10
- 230000008021 deposition Effects 0.000 claims description 8
- 238000005755 formation reaction Methods 0.000 description 9
- 238000005137 deposition process Methods 0.000 description 8
- 238000005452 bending Methods 0.000 description 7
- 238000011161 development Methods 0.000 description 5
- 230000018109 developmental process Effects 0.000 description 5
- 238000007667 floating Methods 0.000 description 5
- 230000005641 tunneling Effects 0.000 description 5
- 230000007547 defect Effects 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 230000000903 blocking effect Effects 0.000 description 3
- 239000003989 dielectric material Substances 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- 238000005259 measurement Methods 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 238000006124 Pilkington process Methods 0.000 description 1
- 230000002730 additional effect Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- 238000007500 overflow downdraw method Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- H01L27/11582—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H01L21/28282—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
- H01L22/26—Acting in response to an ongoing measurement without interruption of processing, e.g. endpoint detection, in-situ thickness measurement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H01L27/11565—
-
- H01L27/11568—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/4234—Gate electrodes for transistors with charge trapping gate insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66833—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a charge trapping gate insulator, e.g. MNOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
- H01L29/7926—Vertical transistors, i.e. transistors having source and drain not in the same horizontal plane
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/10—EEPROM devices comprising charge-trapping gate insulators characterised by the top-view layout
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
Definitions
- the present disclosure relates generally to semiconductor devices, and more specifically, relates to semiconductor structures and devices, including three-dimensional (3D) gate-all-around (GAA) vertical gate (VG) structures in semiconductor devices and semiconductor devices thereof, and methods of fabricating such semiconductor structures and devices.
- 3D three-dimensional gate-all-around
- VG vertical gate
- Three-dimensional (3D) semiconductor devices using, for example, thin film transistor (TFT) techniques, charge trapping memory techniques, and cross-point array techniques, have been increasingly applied to address the above needs.
- TFT thin film transistor
- Recent developments in semiconductor technology have included the fabrication of vertical structures in semiconductor devices in the form of 3D vertical channel (VC) structures and 3D vertical gate (VG) structures.
- 3D vertical channel (VC) structures generally requires a relatively large footprint (or area).
- 3D VC structures often encounter reliability problems and undesirable variations in performance.
- 3D vertical gate (VG) structures although 3D VG structures generally require smaller footprints (or areas) in comparison to 3D VC structures and other fabricated semiconductor devices, the reliable fabrication, including patterning and etching of the vertical gates of such devices and fabricating such devices free of deformation, defects, and/or bending, is oftentimes difficult to achieve.
- Present example embodiments relate generally to semiconductor devices and methods of fabricating semiconductor devices that address one or more problems in fabricated semiconductor devices, including those described above and in the present disclosure.
- a method of fabricating a three-dimensional gate-all-around (GAA) vertical gate (VG) semiconductor structure comprises providing a substrate and forming a plurality of layers over the substrate.
- the plurality of layers have alternating first insulative material layers and second insulative material layers.
- the first and second insulative material layers may be formed by a deposition of first insulative material and second insulative material, respectively.
- the method further comprises identifying bit line and word line locations for the formation of bit lines and word lines.
- the method further comprises removing at least a portion of the plurality of layers outside of the identified bit line and word line locations, each of the removed portions extending through the plurality of layers to at least a top surface of the substrate.
- the method further comprises forming a vertical first insulative material structure in the removed portions.
- the method further comprises performing an isotropic etching process to remove the second insulative material from the second insulative material layers.
- the method further comprises forming bit lines in the second insulative material layers within the identified bit line locations.
- the method further comprises forming word lines in the identified word line locations.
- the vertical first insulative material structures may be operable to provide support for the first insulative material layers remaining after the removing of the second insulative material from the second insulative material layers.
- a semiconductor structure in another exemplary embodiment, comprises a three-dimensional gate-all-around (GAA) vertical gate (VG) structure having bit lines and word lines formed over a substrate.
- the semiconductor structure further comprises a plurality of elongated posts extending from at least a top surface of the substrate.
- the plurality of elongated posts may be formed adjacent to the three-dimensional vertical gate structure.
- the plurality of elongated posts may be operable to provide support for the three-dimensional vertical gate structure.
- FIG. 1A is an example illustration of a two-dimensional horizontal channel device
- FIGS. 1B and 1C are example conceptual illustrations of re-configuring a two-dimensional horizontal channel device to vertically extend the gates
- FIGS. 2A-C are example illustrations of a three-dimensional vertical gate device
- FIG. 3A is an example conceptual illustration of a footprint required for a three-dimensional vertical channel device
- FIG. 3B is an example conceptual illustration of a footprint required for a three-dimensional vertical gate device
- FIG. 4 is an example image illustrating a distortion, deformation, and/or bending of portions of vertical structures in three-dimensional devices
- FIG. 5 is an example embodiment of a method of fabricating a three dimensional semiconductor device
- FIG. 6A is a cross-sectional view of an example embodiment of alternating insulative material layers and conductive material layers formed over a substrate;
- FIG. 6B is a top view of an example embodiment of identifying bit line and word line locations
- FIG. 7A is a side view of an example embodiment of a semiconductor device
- FIG. 7B is a top view of an example embodiment of a semiconductor device
- FIG. 7C is a perspective view of an example embodiment of a semiconductor device
- FIG. 8A is a side view of an example embodiment of a semiconductor device
- FIG. 8B is a perspective view of an example embodiment of a semiconductor device
- FIGS. 9A-K are illustrative views of an example embodiment of a method of fabricating an example embodiment of a semiconductor device.
- FIGS. 10A-K are illustrative views of another example embodiment of a method of fabricating an example embodiment of a semiconductor device
- Example embodiments will now be described with reference to the accompanying drawings, which form a part of the present disclosure, and which illustrate example embodiments which may be practiced.
- the terms “example embodiment,” “exemplary embodiment,” and “present embodiment” do not necessarily refer to a single embodiment, although they may, and various example embodiments may be readily combined and/or interchanged without departing from the scope or spirit of example embodiments.
- the terminology as used in the present disclosure and the appended claims is for the purpose of describing example embodiments only and is not intended to be limitations.
- the term “in” may include “in” and “on,” and the terms “a,” “an” and “the” may include singular and plural references.
- the term “by” may also mean “from,” depending on the context.
- the term “if” may also mean “when” or “upon,” depending on the context.
- the words “and/or” may refer to and encompass any and all possible combinations of one or more of the associated listed items.
- FIGS. 1A-C provide an example conceptual illustration of how a two-dimensional (2D) horizontal channel device relates to a 3D vertical channel (VC) device.
- fabrication of a 3D VC device may conceptually be seen as first re-orienting a 2D horizontal channel device ( FIG. 1A ) from a horizontal orientation to a vertical orientation ( FIG. 1B ) and forming bit lines and word lines.
- FIG. 1A the formation of the various layers and structures of the 3D VC structures generally requires a relatively large footprint (or area).
- 3D VC structures often encounter problems pertaining to reliability and undesirable variations in performance, as well as deformations, defects, and/or bending of the vertical structures.
- FIGS. 2A-C provide an example conceptual illustration of how a 2D horizontal channel device relates to a 3D VG structure.
- a 2D horizontal channel device FIG. 2A
- FIGS. 2B and 2C may be conceptually re-configured ( FIGS. 2B and 2C ) so as to vertically extend the gates.
- a 3D VC device FIG.
- 3A requires a footprint spanning along two axes (illustrated as X and Y axes), a 3D VG device (conceptually illustrated in FIG. 3B ) merely occupies a footprint spanning along only one axis (illustrated as X axis).
- 3D VG structures generally achieve smaller footprints as compared to 3D VC structures
- semiconductor manufacturers oftentimes encounter difficulty in reliably fabricating 3D VG structures, including achieving reliable patterning and etching of the vertical gates of such devices and fabricating such devices free of deformations, defects, and/or bending of the vertical structures thereof.
- etching especially near the bottom layers of the structures
- stringers undesirable portions
- Such stringers when undesirably formed, may cause, among other things, bridging effects between layers and/or structures, such as between consecutive word lines, and may result in undesirable paths and/or leakage in the fabricated semiconductor device.
- FIG. 4 illustrates an example of such a problem occurring in vertical structures of 3D VG structures.
- Semiconductor devices and structures including three-dimensional (3D) gate-all-around (GAA) vertical gate (VG) devices and structures, and methods of fabricating such semiconductor devices and structures are described in the present disclosure for addressing one or more problems encountered in semiconductor devices and structures, including those described above and herein. It is to be understood in the present disclosure that the principles described herein can be applied outside the context of NAND-type and NOR-type devices, including floating gate memory devices, charge trapping memory devices, non-volatile memory devices, and/or embedded memory devices.
- 3D gate-all-around
- VG vertical gate
- an example embodiment of a method 500 may include providing a substrate at action 502 .
- An example embodiment of a method 500 may further include forming a plurality of alternating first insulative material and second insulative material layers over the substrate at action 504 .
- Each of the first insulative material layers and second insulative material layers may be formed by a deposition of first insulative material and second insulative material, respectively.
- a cross-sectional view of an example embodiment of alternating first insulative material layers 604 and second insulative material layers 606 formed over a substrate 602 is illustrated in FIG. 6A .
- the first insulative materials may include oxides, and the like, and the second insulative materials may include nitrides, and the like.
- the elongated posts may be operable to provide support for and prevention of the formation of stringers in or on the vertical structures of the semiconductor device so as to prevent such undesirable problems from occurring during fabrication of the semiconductor device and/or in the finished semiconductor device product.
- example embodiments of the vertical insulative material structures may provide reductions in or absence of the occurrences of stringers and/or deformities, defects, and/or bending of the vertical structures in the semiconductor devices.
- Example embodiments of a semiconductor device may be fabricated according to one or more of the above actions, may also include additional actions, may be performable in different sequences, and/or one or more of the actions may be combinable into a single action or divided into two or more actions.
- Semiconductor devices other than NAND-type and NOR-type devices are also contemplated in example embodiments without departing from the teachings of the present disclosure. These actions and semiconductor devices will now be described with references to FIGS. 5-10 .
- Substrates 602 appropriate for use in semiconductor devices and structures may be obtained by any one or more manufacturing methods, such as pressing methods, float methods, down-drawn methods, redrawing methods, fusion methods, and/or the like.
- a substrate 602 such as one obtained from the above action 502 , may be provided with alternating first insulative material layers 604 and second insulative material layers 606 thereon (e.g., action 504 ), as illustrated in the cross-sectional view of FIG. 6A .
- the first insulative materials may include oxides, and the like, and the second insulative materials may include other insulative or dielectric materials that are different from the first insulative materials, such as nitrides, or the like.
- the thickness of each of the first insulative material layers 604 may be about 200 nm.
- the first insulative material and the second insulative material may be selected in such a way as to allow removal (such as etching) of the first insulative material without removing the second insulative material, and vice versa. It is recognized herein that the thickness of each of the first insulative material layers 604 may be about 100-300 nm in example embodiments. The thickness of each of the second insulative material layers 606 may be about 600 nm. It is recognized herein that the thickness of each of the second insulative material layers 606 may be about 500-700 nm in example embodiments.
- a substrate 602 having alternating first insulative material layers 604 and second insulative material layers 606 formed thereon may be subjected to an identification (or planning or designing) process whereby bit line locations 608 and word line 610 locations are identified (or planned or designed) for subsequent actions (as described below and herein), including the forming of bit lines 608 , word lines 610 , and vertical first insulative material structures 612 .
- An example identification of bit line 608 and word line 610 locations is illustrated in the top view illustration of FIG. 6B .
- 3D GAA VG structures including bit lines 608 , word lines 610 , and vertical insulative material structures 612 , may be performed in one or more of a plurality of ways in example embodiments.
- FIGS. 7-10 provide illustrations of example actions that may be employed for the fabrication of example embodiments of 3D GAA VG semiconductor devices and structures. These example embodiments are now described below.
- FIG. 7-9 provide illustrations of example actions for fabricating example embodiments of 3D GAA VG semiconductor devices having vertical insulative material structures 612 .
- a substrate 602 may be provided with alternating first insulative material layers 604 and second insulative material layers 606 thereon (e.g., action 504 ).
- the first insulative materials may include oxides, and the like, and the second insulative materials may include nitrides, and the like.
- the first insulative material may be any insulative or dielectric material that differs from the second insulative material, and vice versa, that allows an easy removal of either the first or second insulative material without removing the other.
- the first insulative material layers 604 may be about 100-300 nm in thickness and the second insulative material layers 606 may be about 500-700 nm in thickness.
- Bit line locations 608 and word line 610 locations may then be identified for the stack (e.g., action 506 ), as illustrated in the top view illustration of FIG. 9B and FIG. 6B .
- the bit line pitch may be about 80-160 nm and the word line pitch may be about 80-160 nm in example embodiments.
- One or more portions of the plurality of alternating first insulative material layers 604 and second insulative material layers 606 may be removed 612 ′ in selected portions (or areas) that are adjacent to the identified bit line locations 608 and identified word line locations 610 , such as one or more of the portions 612 ′ illustrated in the top view illustrations of FIG. 9C .
- Each of the removed portions 612 ′ of the plurality of alternating first insulative material layers 604 and second insulative material layers 606 may be portions extending through the plurality of layers to at least a top surface of the substrate 602 .
- the removed portions 612 ′ may have a diameter of about 5-80 nm.
- a portion (or side) of the removed portion 612 ′ may be formed within a portion (or side) of an identified bit line location 608 and/or word line location 610 .
- a cross-section of the removed portions may be one or more of a plurality of shapes, including a circle, oval, square, rectangle, triangle, etc.
- the removed portion 612 ′ may be formed extending from a top surface of the substrate 602 , such as in the example embodiments illustrated in FIGS. 7A-C .
- a vertical first insulative material structure 612 later-formed in the removed portion 612 ′ will have a base extending from the top surface of the substrate 602 .
- some or all of the removed portions 612 ′ may be formed extending from below the top surface of the substrate 602 , such as in the example embodiments illustrated in FIGS. 8A-B .
- later-formed vertical first insulative material structures 612 will have a base extending from below the top surface of the substrate 602 .
- the removed portions 612 ′ may be formed 120-240 nm below the top surface of the substrate 602 .
- the removed portions 612 ′ may include areas between each identified word line location 610 , areas before the first and/or after the last identified word line location, and/or areas between only some identified word line locations 610 .
- a deposition process may be performed to form vertical first insulative structures 612 in the removed portions 612 ′, as illustrated in the top view illustration of FIG. 9D .
- the removed portions 612 ′ may be filled with first insulative material, such as an oxide, or the like, so as to form vertical first insulative material structures.
- portions of the plurality of alternating first insulative material and second insulative material layers remaining outside of the identified bit line locations may be removed, such as by an etching process, as illustrated in FIG. 9E .
- the vertical first insulative material structures 612 ′ remain outside of the identified bit line locations 608 so as to support the remaining bit line structure.
- an isotropic etching process may be performed so as to remove the second insulative material from the second insulative material layers 608 .
- the second insulative material may be removed from the second insulative material layers 606 in the identified bit line locations 608 .
- the remaining first insulative material within the identified bit line locations 608 may be supported and held in place by the vertical first insulative material structures 612 , and therefore remain “floating” or “suspended” in place in the first insulative material layers 604 , as illustrated in FIG. 9F .
- a rounding process may then be performed on the remaining first insulative material layers 604 so as to shape the first insulative material layers 604 into a more rounded cross-section (or more cylindrical in shape).
- a macaroni deposition process may be performed by first depositing a thin conductive material layer 604 a , such as a polysilicon layer, over the rounded first insulative material layers 604 ′. Thereafter, a charge storage layer 604 b may be formed over the conductive material layer 604 a , as illustrated in FIG. 9G .
- the charge storage layer 604 b may be an oxide nitride oxide (ONO) layer 604 b.
- a conductive material deposition process may be performed in the identified word line locations 610 outside of the identified bit line locations 608 , as illustrated in FIG. 9H . In doing so, it is recognized in the present disclosure that conductive material may also be deposited within the removed second insulative material layers 606 (such as within the identified bit line locations 608 and/or identified word line locations 610 ).
- the vertical first insulative material structures 612 may then be removed in example embodiments, as illustrated in FIG. 9I , and an asymmetrical etching process may be performed to remove conductive material deposited within the removed second insulative material layers 606 in areas within the identified bit line locations 608 that are outside of the identified word line locations 610 , as illustrated in FIG. 9J .
- a first insulative material deposition process may then be performed so as to fill the previously removed portions, including re-forming the vertical first insulative material structures 612 .
- One or more word lines may then be formed for the semiconductor device in the identified word line locations.
- FIGS. 7, 8, and 10 provide illustrations of another set of example actions for fabricating example embodiments of 3D GAA VG semiconductor devices having vertical insulative material structures 612 .
- a substrate 602 may be provided with alternating first insulative material layers 604 and second insulative material layers 606 thereon (e.g., action 504 ).
- the first insulative materials may include oxides, and the like, and the second insulative materials may include nitrides, and the like.
- the first insulative material may be any dielectric material that differs from the second insulative material, and vice versa, that allows an easy removal of either the first or second insulative material without removing the other.
- the first insulative material layers 604 may be about 100-300 nm in thickness and the second insulative material layers 606 may be about 500-700 nm in thickness.
- Bit line locations 608 and word line 610 locations may then be identified for the stack (e.g., action 506 ), as illustrated in the top view illustration of FIG. 10B and FIG. 6B .
- the bit line pitch may be about 80-160 nm and the word line pitch may be about 80-160 nm in example embodiments.
- Portions of the plurality of alternating first insulative material layers 604 and second insulative material layers 606 may be removed outside of the identified bit line locations 608 , as illustrated in the top view illustration of FIG. 10C .
- Each of the removed portions of the plurality of alternating first insulative material layers 604 and second insulative material layers 606 may extend through the plurality of layers to at least a top surface of the substrate 602 .
- a first insulative material deposition process may be performed so as to fill the removed portions outside of the identified bit line locations 608 , as illustrated in FIG. 10D .
- One or more portions of the first insulative material deposited outside of the identified bit line locations 608 may be removed 613 ′ in selected portions (or areas) that are adjacent to the identified bit line locations 608 and within identified word line locations 610 , such as the one or more of the portions 613 ′ illustrated in the top view illustrations of FIG. 10E .
- Each of the removed portions 613 ′ of the first insulative material may be portions extending through the first conductive material to at least a top surface of the substrate 602 .
- the removed portions 612 ′ may have a diameter of about 5-80 nm.
- a portion (or side) of the removed portion 612 ′ may be formed within a portion (or side) of an identified bit line location 608 .
- a cross-section of the removed portions may be one or more of a plurality of shapes, including a circle, oval, square, rectangle, triangle, etc.
- an isotropic etching process may be performed so as to remove the second insulative material from the second insulative material layers 608 within the identified bit line locations 608 .
- the second insulative material is removed from the second insulative material layers 606 in the identified bit line locations 608 .
- the remaining first insulative material within the identified bit line locations 608 may be supported and held in place by the remaining first insulative material remaining after forming the removed portions 613 ′, and therefore remain “floating” or “suspended” in place in the first insulative material layers 604 , as illustrated in FIG. 10F .
- a rounding process may then be performed on the remaining first insulative material layers 604 so as to shape the first insulative material layers 604 into a more rounded cross-section (or more cylindrical in shape).
- a macaroni deposition process may be performed by first depositing a thin conductive material layer 604 a , such as a polysilicon layer, over the rounded first insulative material layers 604 ′. Thereafter, a charge storage layer 604 b may be formed over the conductive material layer 604 a , as illustrated in FIG. 10G .
- the charge storage layer 604 b may be an oxide nitride oxide (ONO) layer 604 b.
- a conductive material deposition process may be performed in the removed portions 613 ′, as illustrated in FIG. 10H . In doing so, it is recognized in the present disclosure that conductive material may also be deposited within the removed second insulative material layers 606 within the identified bit line locations 608 and/or identified word line locations 610 .
- One or more portions of the first insulative material deposited outside of the identified bit line locations 608 may be removed 612 ′ in selected portions (or areas) that are adjacent to the identified bit line locations 608 and identified word line locations 610 , such as one or more of the portions 612 ′ illustrated in the top view illustrations of FIG. 10I .
- An asymmetrical etching process may then be performed to remove conductive material deposited within the removed second insulative material layers 606 in areas within the identified bit line locations 608 that are outside of the identified word line locations 610 , as illustrated in FIG. 10J .
- a first insulative material deposition process may then be performed so as to fill the previously removed portions, including forming vertical first insulative material structures 612 .
- One or more word lines may then be formed for the semiconductor device in the identified word line locations.
- the charge storage structure may include oxide-nitride-oxide, silicon-oxide-nitride-oxide-silicon (SONOS), or BE-SONOS structures, including those comprising a tunneling dielectric layer, a trapping layer, and a blocking oxide layer.
- the tunneling dielectric layer may comprise oxide, nitride, and oxide sub-layers and/or a composite of materials forming an inverted “U” shaped valence band under zero bias voltage; the trapping layer may comprise nitride; and the blocking oxide or gate layer may comprise oxide.
- the tunneling dielectric layer may further include a hole tunneling layer, a band offset layer, and an isolation layer.
- Other internal structures are also contemplated in this disclosure, including those for floating gate memory, charge trapping memory, NAND-type devices, semiconductor devices other than NAND-type devices, non-volative memory devices, and/or embedded memory devices.
- “forming” a layer, plurality of layers, plurality of alternating layers, multilayer, stack, and/or structure may include any method of creating the layer, multilayer, and/or structure, including depositing and the like.
- a “multilayer” may be one layer, structure, and/or stack comprising a plurality of internal layers and/or a plurality of layers, multilayers, structures, and/or stacks stacked or formed on or over one another.
- Internal structures may include any internal structure of a semiconductor device, including charge storage structures such as silicon-oxide-nitride-oxide-silicon (SONOS) or bandgap engineered silicon-oxide-nitride-oxide-silicon (BE-SONOS) structures comprising a tunneling dielectric layer, a trapping layer, and a blocking oxide layer.
- charge storage structures such as silicon-oxide-nitride-oxide-silicon (SONOS) or bandgap engineered silicon-oxide-nitride-oxide-silicon (BE-SONOS) structures comprising a tunneling dielectric layer, a trapping layer, and a blocking oxide layer.
- SONOS silicon-oxide-nitride-oxide-silicon
- BE-SONOS bandgap engineered silicon-oxide-nitride-oxide-silicon
- one or more layers, multilayers, and/or structures may be described in the present disclosure as being “silicon,” “polysilicon,” “conductive,” “oxide,” and/or “insulative” layers, multilayers, and/or structures, it is to be understood that example embodiments may be applied for other materials and/or compositions of the layers, multilayers, and/or structures.
- such structures may be in the form of a crystalline structure and/or amorphous structure in example embodiments.
- patterning of one or more layers, multilayers, and/or structures may include any method of creating a desired pattern on the one or more layers, multilayers, and/or structures, including performing a photolithography process by applying a photoresist mask (not shown) having pre-formed patterns and etching the layers, multilayers, and/or structures according to the pre-formed patterns on the photoresist mask.
- “Stringers” formed, deposited, and/or remaining in and/or on material(s), layer(s), structure(s), and/or between materials, layers, and/or structures may include conductive material, insulative material, and materials having openings, bores, gaps, voids, cracks, holes, bubbles, and the like, and/or a mixture thereof.
- the present disclosure describes example embodiments for addressing “stringers,” the claimed approaches described in the present disclosure may also be beneficially applicable to address and/or improve other performance-related problems and/or issues, including formation, shifting, changing in size, changing in shape, changing in composition, combining, dividing, and/or migrating of other types of imperfections in the semiconductor fabrication process.
- Elongated posts or “posts” may be formed, filled, constructed, deposited, and/or structured using one or more of a plurality of materials, including insulative materials, conductive materials, nitrides, and the like, and a cross-section of the elongated posts may be formed in one or more of a plurality of shapes, including a circle, an oval, a square, a rectangle, a triangle, and/or a combination of geometric shapes.
- NAND-type devices including NOR-type devices, other memory storage devices, floating gate memory devices, charge trapping memory devices, non-volatile memory devices, and/or embedded memory devices.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Geometry (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Abstract
Description
- The present disclosure relates generally to semiconductor devices, and more specifically, relates to semiconductor structures and devices, including three-dimensional (3D) gate-all-around (GAA) vertical gate (VG) structures in semiconductor devices and semiconductor devices thereof, and methods of fabricating such semiconductor structures and devices.
- There is an ever growing need by semiconductor device manufacturers to further shrink the critical dimensions of semiconductor structures and devices, to achieve greater storage capacity in smaller areas, and to do so at lower costs per bit. Three-dimensional (3D) semiconductor devices using, for example, thin film transistor (TFT) techniques, charge trapping memory techniques, and cross-point array techniques, have been increasingly applied to address the above needs. Recent developments in semiconductor technology have included the fabrication of vertical structures in semiconductor devices in the form of 3D vertical channel (VC) structures and 3D vertical gate (VG) structures.
- Despite recent developments in the fabrication of semiconductor devices, it is recognized in the present disclosure that one or more problems may be encountered in fabricated three-dimensional (3D) semiconductor devices. For example, the formation of the various layers and structures of 3D vertical channel (VC) structures generally requires a relatively large footprint (or area). Furthermore, such fabricated 3D VC structures often encounter reliability problems and undesirable variations in performance. In respect to 3D vertical gate (VG) structures, although 3D VG structures generally require smaller footprints (or areas) in comparison to 3D VC structures and other fabricated semiconductor devices, the reliable fabrication, including patterning and etching of the vertical gates of such devices and fabricating such devices free of deformation, defects, and/or bending, is oftentimes difficult to achieve.
- Present example embodiments relate generally to semiconductor devices and methods of fabricating semiconductor devices that address one or more problems in fabricated semiconductor devices, including those described above and in the present disclosure.
- In an exemplary embodiment, a method of fabricating a three-dimensional gate-all-around (GAA) vertical gate (VG) semiconductor structure. The method comprises providing a substrate and forming a plurality of layers over the substrate. The plurality of layers have alternating first insulative material layers and second insulative material layers. The first and second insulative material layers may be formed by a deposition of first insulative material and second insulative material, respectively. The method further comprises identifying bit line and word line locations for the formation of bit lines and word lines. The method further comprises removing at least a portion of the plurality of layers outside of the identified bit line and word line locations, each of the removed portions extending through the plurality of layers to at least a top surface of the substrate. The method further comprises forming a vertical first insulative material structure in the removed portions. The method further comprises performing an isotropic etching process to remove the second insulative material from the second insulative material layers. The method further comprises forming bit lines in the second insulative material layers within the identified bit line locations. The method further comprises forming word lines in the identified word line locations. The vertical first insulative material structures may be operable to provide support for the first insulative material layers remaining after the removing of the second insulative material from the second insulative material layers.
- In another exemplary embodiment, a semiconductor structure is described in the present disclosure. The semiconductor structure comprises a three-dimensional gate-all-around (GAA) vertical gate (VG) structure having bit lines and word lines formed over a substrate. The semiconductor structure further comprises a plurality of elongated posts extending from at least a top surface of the substrate. The plurality of elongated posts may be formed adjacent to the three-dimensional vertical gate structure. The plurality of elongated posts may be operable to provide support for the three-dimensional vertical gate structure.
- For a more complete understanding of the present disclosure, example embodiments, and their advantages, reference is now made to the following description taken in conjunction with the accompanying drawings, in which like reference numbers indicate like features, and:
-
FIG. 1A is an example illustration of a two-dimensional horizontal channel device; -
FIGS. 1B and 1C are example conceptual illustrations of re-configuring a two-dimensional horizontal channel device to vertically extend the gates; -
FIGS. 2A-C are example illustrations of a three-dimensional vertical gate device; -
FIG. 3A is an example conceptual illustration of a footprint required for a three-dimensional vertical channel device; -
FIG. 3B is an example conceptual illustration of a footprint required for a three-dimensional vertical gate device; -
FIG. 4 is an example image illustrating a distortion, deformation, and/or bending of portions of vertical structures in three-dimensional devices; -
FIG. 5 is an example embodiment of a method of fabricating a three dimensional semiconductor device; -
FIG. 6A is a cross-sectional view of an example embodiment of alternating insulative material layers and conductive material layers formed over a substrate; -
FIG. 6B is a top view of an example embodiment of identifying bit line and word line locations; -
FIG. 7A is a side view of an example embodiment of a semiconductor device; -
FIG. 7B is a top view of an example embodiment of a semiconductor device; -
FIG. 7C is a perspective view of an example embodiment of a semiconductor device; -
FIG. 8A is a side view of an example embodiment of a semiconductor device; -
FIG. 8B is a perspective view of an example embodiment of a semiconductor device; -
FIGS. 9A-K are illustrative views of an example embodiment of a method of fabricating an example embodiment of a semiconductor device; and -
FIGS. 10A-K are illustrative views of another example embodiment of a method of fabricating an example embodiment of a semiconductor device - Although similar reference numbers may be used to refer to similar elements in the figures for convenience, it can be appreciated that each of the various example embodiments may be considered to be distinct variations.
- Example embodiments will now be described with reference to the accompanying drawings, which form a part of the present disclosure, and which illustrate example embodiments which may be practiced. As used in the present disclosure and the appended claims, the terms “example embodiment,” “exemplary embodiment,” and “present embodiment” do not necessarily refer to a single embodiment, although they may, and various example embodiments may be readily combined and/or interchanged without departing from the scope or spirit of example embodiments. Furthermore, the terminology as used in the present disclosure and the appended claims is for the purpose of describing example embodiments only and is not intended to be limitations. In this respect, as used in the present disclosure and the appended claims, the term “in” may include “in” and “on,” and the terms “a,” “an” and “the” may include singular and plural references. Furthermore, as used in the present disclosure and the appended claims, the term “by” may also mean “from,” depending on the context. Furthermore, as used in the present disclosure and the appended claims, the term “if” may also mean “when” or “upon,” depending on the context. Furthermore, as used in the present disclosure and the appended claims, the words “and/or” may refer to and encompass any and all possible combinations of one or more of the associated listed items.
- Despite recent developments in the fabrication of semiconductor devices, it is recognized in the present disclosure that one or more problems may be encountered in the fabrication of three-dimensional (3D) semiconductor devices, and in the fabricated three-dimensional (3D) semiconductor devices themselves.
-
FIGS. 1A-C provide an example conceptual illustration of how a two-dimensional (2D) horizontal channel device relates to a 3D vertical channel (VC) device. As illustrated inFIGS. 1A-C , fabrication of a 3D VC device may conceptually be seen as first re-orienting a 2D horizontal channel device (FIG. 1A ) from a horizontal orientation to a vertical orientation (FIG. 1B ) and forming bit lines and word lines. In respect to 3D VC structures, the formation of the various layers and structures of the 3D VC structures generally requires a relatively large footprint (or area). Furthermore, such 3D VC structures often encounter problems pertaining to reliability and undesirable variations in performance, as well as deformations, defects, and/or bending of the vertical structures. - Recent developments have led to the introduction and development of 3D vertical gate (VG) structures. In general, a 3D VG structure requires relatively smaller footprints (or areas), as compared to 3D VC structures.
FIGS. 2A-C provide an example conceptual illustration of how a 2D horizontal channel device relates to a 3D VG structure. As illustrated inFIGS. 2A and 2B , a 2D horizontal channel device (FIG. 2A ) may be conceptually re-configured (FIGS. 2B and 2C ) so as to vertically extend the gates. As shown in the comparative examples ofFIGS. 3A-B , whereas a 3D VC device (conceptually illustrated inFIG. 3A ) requires a footprint spanning along two axes (illustrated as X and Y axes), a 3D VG device (conceptually illustrated inFIG. 3B ) merely occupies a footprint spanning along only one axis (illustrated as X axis). - Although 3D VG structures generally achieve smaller footprints as compared to 3D VC structures, semiconductor manufacturers oftentimes encounter difficulty in reliably fabricating 3D VG structures, including achieving reliable patterning and etching of the vertical gates of such devices and fabricating such devices free of deformations, defects, and/or bending of the vertical structures thereof. For example, due to the high aspect ratio requirements in such semiconductor devices, etching (especially near the bottom layers of the structures) is generally difficult to perform and oftentimes results in undesirable portions (hereinafter called “stringers”) to remain and/or form along the sidewall(s) and/or bottom portions of the semiconductor devices. Such stringers, when undesirably formed, may cause, among other things, bridging effects between layers and/or structures, such as between consecutive word lines, and may result in undesirable paths and/or leakage in the fabricated semiconductor device.
- Another problem encountered in the fabrication of 3D vertical structures, such as 3D VC structures and 3D VG structures, pertains to the oftentimes encountered deformation, distortion, and/or bending in one or more portions of one or more vertical structures during fabrication and in the fabricated 3D VG semiconductor device.
FIG. 4 illustrates an example of such a problem occurring in vertical structures of 3D VG structures. - Semiconductor devices and structures, including three-dimensional (3D) gate-all-around (GAA) vertical gate (VG) devices and structures, and methods of fabricating such semiconductor devices and structures are described in the present disclosure for addressing one or more problems encountered in semiconductor devices and structures, including those described above and herein. It is to be understood in the present disclosure that the principles described herein can be applied outside the context of NAND-type and NOR-type devices, including floating gate memory devices, charge trapping memory devices, non-volatile memory devices, and/or embedded memory devices.
- Example embodiments of methods for fabricating example embodiments of semiconductor devices, such as 3D GAA VG structures, are depicted in
FIGS. 5-10 . As illustrated in the sequence of actions ofFIG. 5 , an example embodiment of amethod 500 may include providing a substrate ataction 502. An example embodiment of amethod 500 may further include forming a plurality of alternating first insulative material and second insulative material layers over the substrate ataction 504. Each of the first insulative material layers and second insulative material layers may be formed by a deposition of first insulative material and second insulative material, respectively. A cross-sectional view of an example embodiment of alternating first insulative material layers 604 and second insulative material layers 606 formed over asubstrate 602 is illustrated inFIG. 6A . The first insulative materials may include oxides, and the like, and the second insulative materials may include nitrides, and the like. - An example embodiment of a
method 500 may further include identifying bit line and word line locations for the formation of bit lines and word lines ataction 506. A top view of an example embodiment of identifyingbit line 608 andword line 610 locations is illustrated inFIG. 6B . - The
method 500 may further include forming one or more vertical first insulative material structures outside of the identified bit line locations and identified word line locations ataction 508. An example of such a location is depicted as an “X” inFIG. 6B . - An example embodiment of a
method 500 may further include forming a 3D GAA VG structure, including bit lines and word lines, ataction 510. Example embodiments of a 3D GAA VG semiconductor device and/or structure comprisingbit lines 608, word lines 610, and verticalinsulative material structures 612 are illustrated in at leastFIGS. 7-8 . It is recognized in the present disclosure that present example embodiments, including one or more vertical insulative material structures formed on one or both sides of vertical structures of a semiconductor device, are operable to prevent and/or significantly eliminate the occurrence of deformation, distortion, and/or bending in the vertical structures of the semiconductor device, as well as the formation of stringers. In other words, the elongated posts may be operable to provide support for and prevention of the formation of stringers in or on the vertical structures of the semiconductor device so as to prevent such undesirable problems from occurring during fabrication of the semiconductor device and/or in the finished semiconductor device product. Furthermore, example embodiments of the vertical insulative material structures may provide reductions in or absence of the occurrences of stringers and/or deformities, defects, and/or bending of the vertical structures in the semiconductor devices. - Example embodiments of a semiconductor device, such as a 3D VG device, may be fabricated according to one or more of the above actions, may also include additional actions, may be performable in different sequences, and/or one or more of the actions may be combinable into a single action or divided into two or more actions. Semiconductor devices other than NAND-type and NOR-type devices are also contemplated in example embodiments without departing from the teachings of the present disclosure. These actions and semiconductor devices will now be described with references to
FIGS. 5-10 . - (1) Providing a Substrate (e.g., Action 502).
-
Substrates 602 appropriate for use in semiconductor devices and structures may be obtained by any one or more manufacturing methods, such as pressing methods, float methods, down-drawn methods, redrawing methods, fusion methods, and/or the like. - (2) Forming a Plurality of Alternating First Insulative Material Layers and Second Insulative Material Layers (e.g., Action 504).
- A
substrate 602, such as one obtained from theabove action 502, may be provided with alternating first insulative material layers 604 and second insulative material layers 606 thereon (e.g., action 504), as illustrated in the cross-sectional view ofFIG. 6A . The first insulative materials may include oxides, and the like, and the second insulative materials may include other insulative or dielectric materials that are different from the first insulative materials, such as nitrides, or the like. The thickness of each of the first insulative material layers 604 may be about 200 nm. The first insulative material and the second insulative material may be selected in such a way as to allow removal (such as etching) of the first insulative material without removing the second insulative material, and vice versa. It is recognized herein that the thickness of each of the first insulative material layers 604 may be about 100-300 nm in example embodiments. The thickness of each of the second insulative material layers 606 may be about 600 nm. It is recognized herein that the thickness of each of the second insulative material layers 606 may be about 500-700 nm in example embodiments. - (3) Identifying Word Line and Bit Line Locations (e.g., Action 506).
- A
substrate 602 having alternating first insulative material layers 604 and second insulative material layers 606 formed thereon may be subjected to an identification (or planning or designing) process wherebybit line locations 608 andword line 610 locations are identified (or planned or designed) for subsequent actions (as described below and herein), including the forming ofbit lines 608, word lines 610, and vertical firstinsulative material structures 612. An example identification ofbit line 608 andword line 610 locations is illustrated in the top view illustration ofFIG. 6B . - (4) Forming 3D GAA VG Structures, Including Bit Lines, Word Lines, and Vertical Insulative Material Structures (e.g.,
Actions 508 and 510). - The formation of 3D GAA VG structures, including
bit lines 608, word lines 610, and verticalinsulative material structures 612, may be performed in one or more of a plurality of ways in example embodiments.FIGS. 7-10 provide illustrations of example actions that may be employed for the fabrication of example embodiments of 3D GAA VG semiconductor devices and structures. These example embodiments are now described below. -
FIG. 7-9 provide illustrations of example actions for fabricating example embodiments of 3D GAA VG semiconductor devices having verticalinsulative material structures 612. - As illustrated in the perspective view illustration of
FIG. 9A , asubstrate 602 may be provided with alternating first insulative material layers 604 and second insulative material layers 606 thereon (e.g., action 504). The first insulative materials may include oxides, and the like, and the second insulative materials may include nitrides, and the like. In an example embodiment, the first insulative material may be any insulative or dielectric material that differs from the second insulative material, and vice versa, that allows an easy removal of either the first or second insulative material without removing the other. - The first insulative material layers 604 may be about 100-300 nm in thickness and the second insulative material layers 606 may be about 500-700 nm in thickness.
-
Bit line locations 608 andword line 610 locations may then be identified for the stack (e.g., action 506), as illustrated in the top view illustration ofFIG. 9B andFIG. 6B . The bit line pitch may be about 80-160 nm and the word line pitch may be about 80-160 nm in example embodiments. - One or more portions of the plurality of alternating first insulative material layers 604 and second insulative material layers 606 may be removed 612′ in selected portions (or areas) that are adjacent to the identified
bit line locations 608 and identifiedword line locations 610, such as one or more of theportions 612′ illustrated in the top view illustrations ofFIG. 9C . Each of the removedportions 612′ of the plurality of alternating first insulative material layers 604 and second insulative material layers 606 may be portions extending through the plurality of layers to at least a top surface of thesubstrate 602. For example, the removedportions 612′ may have a diameter of about 5-80 nm. In example embodiments, a portion (or side) of the removedportion 612′ may be formed within a portion (or side) of an identifiedbit line location 608 and/orword line location 610. Furthermore, a cross-section of the removed portions may be one or more of a plurality of shapes, including a circle, oval, square, rectangle, triangle, etc. - The removed
portion 612′ may be formed extending from a top surface of thesubstrate 602, such as in the example embodiments illustrated inFIGS. 7A-C . In such an embodiment, a vertical firstinsulative material structure 612 later-formed in the removedportion 612′ will have a base extending from the top surface of thesubstrate 602. Alternatively or in addition, some or all of the removedportions 612′ may be formed extending from below the top surface of thesubstrate 602, such as in the example embodiments illustrated inFIGS. 8A-B . In such an embodiment, later-formed vertical firstinsulative material structures 612 will have a base extending from below the top surface of thesubstrate 602. For example, the removedportions 612′ (and corresponding later-formed vertical first insulative material structures 612) may be formed 120-240 nm below the top surface of thesubstrate 602. In example embodiments, the removedportions 612′ may include areas between each identifiedword line location 610, areas before the first and/or after the last identified word line location, and/or areas between only some identifiedword line locations 610. - A deposition process may be performed to form vertical first
insulative structures 612 in the removedportions 612′, as illustrated in the top view illustration ofFIG. 9D . In an example embodiment, the removedportions 612′ may be filled with first insulative material, such as an oxide, or the like, so as to form vertical first insulative material structures. - In an example embodiment, portions of the plurality of alternating first insulative material and second insulative material layers remaining outside of the identified bit line locations may be removed, such as by an etching process, as illustrated in
FIG. 9E . In this regard, the vertical firstinsulative material structures 612′ remain outside of the identifiedbit line locations 608 so as to support the remaining bit line structure. - Thereafter, an isotropic etching process may be performed so as to remove the second insulative material from the second insulative material layers 608. Specifically, the second insulative material may be removed from the second insulative material layers 606 in the identified
bit line locations 608. In this regard, the remaining first insulative material within the identifiedbit line locations 608 may be supported and held in place by the vertical firstinsulative material structures 612, and therefore remain “floating” or “suspended” in place in the first insulative material layers 604, as illustrated inFIG. 9F . - A rounding process may then be performed on the remaining first insulative material layers 604 so as to shape the first insulative material layers 604 into a more rounded cross-section (or more cylindrical in shape).
- For the rounded first insulative material layers 604′, a macaroni deposition process may be performed by first depositing a thin
conductive material layer 604 a, such as a polysilicon layer, over the rounded first insulative material layers 604′. Thereafter, acharge storage layer 604 b may be formed over theconductive material layer 604 a, as illustrated inFIG. 9G . In example embodiments, thecharge storage layer 604 b may be an oxide nitride oxide (ONO)layer 604 b. - In an example embodiment, a conductive material deposition process may be performed in the identified
word line locations 610 outside of the identifiedbit line locations 608, as illustrated inFIG. 9H . In doing so, it is recognized in the present disclosure that conductive material may also be deposited within the removed second insulative material layers 606 (such as within the identifiedbit line locations 608 and/or identified word line locations 610). - The vertical first
insulative material structures 612 may then be removed in example embodiments, as illustrated inFIG. 9I , and an asymmetrical etching process may be performed to remove conductive material deposited within the removed second insulative material layers 606 in areas within the identifiedbit line locations 608 that are outside of the identifiedword line locations 610, as illustrated inFIG. 9J . - In an example embodiment, as illustrated in
FIG. 9K , a first insulative material deposition process may then be performed so as to fill the previously removed portions, including re-forming the vertical firstinsulative material structures 612. One or more word lines may then be formed for the semiconductor device in the identified word line locations. -
FIGS. 7, 8, and 10 provide illustrations of another set of example actions for fabricating example embodiments of 3D GAA VG semiconductor devices having verticalinsulative material structures 612. - As illustrated in the perspective view illustration of
FIG. 10A , asubstrate 602 may be provided with alternating first insulative material layers 604 and second insulative material layers 606 thereon (e.g., action 504). The first insulative materials may include oxides, and the like, and the second insulative materials may include nitrides, and the like. In an example embodiment, the first insulative material may be any dielectric material that differs from the second insulative material, and vice versa, that allows an easy removal of either the first or second insulative material without removing the other. - The first insulative material layers 604 may be about 100-300 nm in thickness and the second insulative material layers 606 may be about 500-700 nm in thickness.
-
Bit line locations 608 andword line 610 locations may then be identified for the stack (e.g., action 506), as illustrated in the top view illustration ofFIG. 10B andFIG. 6B . The bit line pitch may be about 80-160 nm and the word line pitch may be about 80-160 nm in example embodiments. - Portions of the plurality of alternating first insulative material layers 604 and second insulative material layers 606 may be removed outside of the identified
bit line locations 608, as illustrated in the top view illustration ofFIG. 10C . Each of the removed portions of the plurality of alternating first insulative material layers 604 and second insulative material layers 606 may extend through the plurality of layers to at least a top surface of thesubstrate 602. - In an example embodiment, a first insulative material deposition process may be performed so as to fill the removed portions outside of the identified
bit line locations 608, as illustrated inFIG. 10D . - One or more portions of the first insulative material deposited outside of the identified
bit line locations 608 may be removed 613′ in selected portions (or areas) that are adjacent to the identifiedbit line locations 608 and within identifiedword line locations 610, such as the one or more of theportions 613′ illustrated in the top view illustrations ofFIG. 10E . Each of the removedportions 613′ of the first insulative material may be portions extending through the first conductive material to at least a top surface of thesubstrate 602. For example, the removedportions 612′ may have a diameter of about 5-80 nm. In example embodiments, a portion (or side) of the removedportion 612′ may be formed within a portion (or side) of an identifiedbit line location 608. Furthermore, a cross-section of the removed portions may be one or more of a plurality of shapes, including a circle, oval, square, rectangle, triangle, etc. - Thereafter, an isotropic etching process may be performed so as to remove the second insulative material from the second insulative material layers 608 within the identified
bit line locations 608. Specifically, the second insulative material is removed from the second insulative material layers 606 in the identifiedbit line locations 608. In this regard, the remaining first insulative material within the identifiedbit line locations 608 may be supported and held in place by the remaining first insulative material remaining after forming the removedportions 613′, and therefore remain “floating” or “suspended” in place in the first insulative material layers 604, as illustrated inFIG. 10F . - A rounding process may then be performed on the remaining first insulative material layers 604 so as to shape the first insulative material layers 604 into a more rounded cross-section (or more cylindrical in shape).
- With the rounded first insulative material layers 604′, a macaroni deposition process may be performed by first depositing a thin
conductive material layer 604 a, such as a polysilicon layer, over the rounded first insulative material layers 604′. Thereafter, acharge storage layer 604 b may be formed over theconductive material layer 604 a, as illustrated inFIG. 10G . In example embodiments, thecharge storage layer 604 b may be an oxide nitride oxide (ONO)layer 604 b. - In an example embodiment, a conductive material deposition process may be performed in the removed
portions 613′, as illustrated inFIG. 10H . In doing so, it is recognized in the present disclosure that conductive material may also be deposited within the removed second insulative material layers 606 within the identifiedbit line locations 608 and/or identifiedword line locations 610. - One or more portions of the first insulative material deposited outside of the identified
bit line locations 608 may be removed 612′ in selected portions (or areas) that are adjacent to the identifiedbit line locations 608 and identifiedword line locations 610, such as one or more of theportions 612′ illustrated in the top view illustrations ofFIG. 10I . - An asymmetrical etching process may then be performed to remove conductive material deposited within the removed second insulative material layers 606 in areas within the identified
bit line locations 608 that are outside of the identifiedword line locations 610, as illustrated inFIG. 10J . - In an example embodiment, as illustrated in
FIG. 10K , a first insulative material deposition process may then be performed so as to fill the previously removed portions, including forming vertical firstinsulative material structures 612. One or more word lines may then be formed for the semiconductor device in the identified word line locations. - It is to be understood in the present disclosure that the charge storage structure may include oxide-nitride-oxide, silicon-oxide-nitride-oxide-silicon (SONOS), or BE-SONOS structures, including those comprising a tunneling dielectric layer, a trapping layer, and a blocking oxide layer. The tunneling dielectric layer may comprise oxide, nitride, and oxide sub-layers and/or a composite of materials forming an inverted “U” shaped valence band under zero bias voltage; the trapping layer may comprise nitride; and the blocking oxide or gate layer may comprise oxide. The tunneling dielectric layer may further include a hole tunneling layer, a band offset layer, and an isolation layer. Other internal structures are also contemplated in this disclosure, including those for floating gate memory, charge trapping memory, NAND-type devices, semiconductor devices other than NAND-type devices, non-volative memory devices, and/or embedded memory devices.
- While various embodiments in accordance with the disclosed principles have been described above, it should be understood that they have been presented by way of example only, and are not limiting. Thus, the breadth and scope of the example embodiments described in the present disclosure should not be limited by any of the above-described exemplary embodiments, but should be defined only in accordance with the claims and their equivalents issuing from this disclosure. Furthermore, the above advantages and features are provided in described embodiments, but shall not limit the application of such issued claims to processes and structures accomplishing any or all of the above advantages.
- For example, as referred to in the present disclosure, “forming” a layer, plurality of layers, plurality of alternating layers, multilayer, stack, and/or structure may include any method of creating the layer, multilayer, and/or structure, including depositing and the like. A “multilayer” may be one layer, structure, and/or stack comprising a plurality of internal layers and/or a plurality of layers, multilayers, structures, and/or stacks stacked or formed on or over one another. Internal structures may include any internal structure of a semiconductor device, including charge storage structures such as silicon-oxide-nitride-oxide-silicon (SONOS) or bandgap engineered silicon-oxide-nitride-oxide-silicon (BE-SONOS) structures comprising a tunneling dielectric layer, a trapping layer, and a blocking oxide layer.
- Although one or more layers, multilayers, and/or structures may be described in the present disclosure as being “silicon,” “polysilicon,” “conductive,” “oxide,” and/or “insulative” layers, multilayers, and/or structures, it is to be understood that example embodiments may be applied for other materials and/or compositions of the layers, multilayers, and/or structures. Furthermore, such structures may be in the form of a crystalline structure and/or amorphous structure in example embodiments.
- Furthermore, “patterning” of one or more layers, multilayers, and/or structures may include any method of creating a desired pattern on the one or more layers, multilayers, and/or structures, including performing a photolithography process by applying a photoresist mask (not shown) having pre-formed patterns and etching the layers, multilayers, and/or structures according to the pre-formed patterns on the photoresist mask.
- “Stringers” formed, deposited, and/or remaining in and/or on material(s), layer(s), structure(s), and/or between materials, layers, and/or structures may include conductive material, insulative material, and materials having openings, bores, gaps, voids, cracks, holes, bubbles, and the like, and/or a mixture thereof. Furthermore, although the present disclosure describes example embodiments for addressing “stringers,” the claimed approaches described in the present disclosure may also be beneficially applicable to address and/or improve other performance-related problems and/or issues, including formation, shifting, changing in size, changing in shape, changing in composition, combining, dividing, and/or migrating of other types of imperfections in the semiconductor fabrication process.
- “Elongated posts” or “posts” may be formed, filled, constructed, deposited, and/or structured using one or more of a plurality of materials, including insulative materials, conductive materials, nitrides, and the like, and a cross-section of the elongated posts may be formed in one or more of a plurality of shapes, including a circle, an oval, a square, a rectangle, a triangle, and/or a combination of geometric shapes.
- It is to be understood in the present disclosure that the principles described can be applied outside the context of NAND-type devices described in exemplary embodiments, including NOR-type devices, other memory storage devices, floating gate memory devices, charge trapping memory devices, non-volatile memory devices, and/or embedded memory devices.
- Various terms used herein have special meanings within the present technical field. Whether a particular term should be construed as such a “term of art” depends on the context in which that term is used. “Connected to,” “forming on,” “forming over,” or other similar terms should generally be construed broadly to include situations where formations, depositions, and connections are direct between referenced elements or through one or more intermediaries between the referenced elements. These and other terms are to be construed in light of the context in which they are used in the present disclosure and as one of ordinary skill in the art would understand those terms in the disclosed context. The above definitions are not exclusive of other meanings that might be imparted to those terms based on the disclosed context.
- Words of comparison, measurement, and timing such as “at the time,” “equivalent,” “during,” “complete,” and the like should be understood to mean “substantially at the time,” “substantially equivalent,” “substantially during,” “substantially complete,” etc., where “substantially” means that such comparisons, measurements, and timings are practicable to accomplish the implicitly or expressly stated desired result.
- Additionally, the section headings herein are provided for consistency with the suggestions under 37 C.F.R. 1.77 or otherwise to provide organizational cues. These headings shall not limit or characterize the invention(s) set out in any claims that may issue from this disclosure. Specifically, a description of a technology in the “Background” is not to be construed as an admission that technology is prior art to any invention(s) in this disclosure. Furthermore, any reference in this disclosure to “invention” in the singular should not be used to argue that there is only a single point of novelty in this disclosure. Multiple inventions may be set forth according to the limitations of the multiple claims issuing from this disclosure, and such claims accordingly define the invention(s), and their equivalents, that are protected thereby. In all instances, the scope of such claims shall be considered on their own merits in light of this disclosure, but should not be constrained by the headings herein.
Claims (24)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/666,703 US9466610B1 (en) | 2015-03-24 | 2015-03-24 | Method of fabricating three-dimensional gate-all-around vertical gate structures and semiconductor devices, and three-dimensional gate-all-round vertical gate structures and semiconductor devices thereof |
CN201510319494.4A CN106206450B (en) | 2015-03-24 | 2015-06-11 | Three-dimensional perpendicular gate semiconductor structures and semiconductor element and its manufacturing method |
TW104119481A TWI550726B (en) | 2015-03-24 | 2015-06-16 | Three-dimensional gate-all-around vertical gate structures and semiconductor devices , and method of fabricating the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/666,703 US9466610B1 (en) | 2015-03-24 | 2015-03-24 | Method of fabricating three-dimensional gate-all-around vertical gate structures and semiconductor devices, and three-dimensional gate-all-round vertical gate structures and semiconductor devices thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160284725A1 true US20160284725A1 (en) | 2016-09-29 |
US9466610B1 US9466610B1 (en) | 2016-10-11 |
Family
ID=56975670
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/666,703 Active 2035-04-23 US9466610B1 (en) | 2015-03-24 | 2015-03-24 | Method of fabricating three-dimensional gate-all-around vertical gate structures and semiconductor devices, and three-dimensional gate-all-round vertical gate structures and semiconductor devices thereof |
Country Status (3)
Country | Link |
---|---|
US (1) | US9466610B1 (en) |
CN (1) | CN106206450B (en) |
TW (1) | TWI550726B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10181475B2 (en) * | 2016-07-12 | 2019-01-15 | Macronix International Co., Ltd. | Three-dimensional non-volatile memory and manufacturing method thereof |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9754888B2 (en) * | 2015-12-14 | 2017-09-05 | Toshiba Memory Corporation | Semiconductor memory device and method for manufacturing the same |
KR102316293B1 (en) | 2017-09-18 | 2021-10-22 | 삼성전자주식회사 | Semiconductor devices |
US10170304B1 (en) | 2017-10-25 | 2019-01-01 | Globalfoundries Inc. | Self-aligned nanotube structures |
JP6985431B2 (en) | 2020-01-06 | 2021-12-22 | ウィンボンド エレクトロニクス コーポレーション | Resistor change type storage device |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100806785B1 (en) * | 2006-07-24 | 2008-02-27 | 동부일렉트로닉스 주식회사 | Methode for Forming Three-Demention Flash Memory Cell |
CN101620991B (en) * | 2008-07-02 | 2011-08-17 | 中芯国际集成电路制造(上海)有限公司 | Growth of atomic layer deposition epitaxial silicon of TFT flash memory cell |
KR101539699B1 (en) * | 2009-03-19 | 2015-07-27 | 삼성전자주식회사 | Three dimensional nonvolatile memory device and method for forming the same |
KR101603731B1 (en) * | 2009-09-29 | 2016-03-16 | 삼성전자주식회사 | Vertical nand charge trap flash memory device and method for manufacturing same |
KR101760658B1 (en) * | 2010-11-16 | 2017-07-24 | 삼성전자 주식회사 | Non-volatile memory device |
US8609554B2 (en) * | 2011-01-19 | 2013-12-17 | Macronix International Co., Ltd. | Semiconductor structure and method for manufacturing the same |
US8503213B2 (en) * | 2011-01-19 | 2013-08-06 | Macronix International Co., Ltd. | Memory architecture of 3D array with alternating memory string orientation and string select structures |
KR20130070150A (en) * | 2011-12-19 | 2013-06-27 | 에스케이하이닉스 주식회사 | 3-dimensional non-volatile memory device, memory system and method of manufacturing the same |
US8599616B2 (en) * | 2012-02-02 | 2013-12-03 | Tower Semiconductor Ltd. | Three-dimensional NAND memory with stacked mono-crystalline channels |
US20130256777A1 (en) * | 2012-03-30 | 2013-10-03 | Seagate Technology Llc | Three dimensional floating gate nand memory |
US9754956B2 (en) * | 2014-12-04 | 2017-09-05 | Sandisk Technologies Llc | Uniform thickness blocking dielectric portions in a three-dimensional memory structure |
US20160204123A1 (en) * | 2015-01-13 | 2016-07-14 | Macronix International Co., Ltd. | Method of fabricating three-dimensional semiconductor devices, and three-dimensional semiconductor devices thereof |
-
2015
- 2015-03-24 US US14/666,703 patent/US9466610B1/en active Active
- 2015-06-11 CN CN201510319494.4A patent/CN106206450B/en active Active
- 2015-06-16 TW TW104119481A patent/TWI550726B/en active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10181475B2 (en) * | 2016-07-12 | 2019-01-15 | Macronix International Co., Ltd. | Three-dimensional non-volatile memory and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
TW201635387A (en) | 2016-10-01 |
TWI550726B (en) | 2016-09-21 |
US9466610B1 (en) | 2016-10-11 |
CN106206450B (en) | 2019-02-01 |
CN106206450A (en) | 2016-12-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9466610B1 (en) | Method of fabricating three-dimensional gate-all-around vertical gate structures and semiconductor devices, and three-dimensional gate-all-round vertical gate structures and semiconductor devices thereof | |
CN109087916B (en) | Method for forming three-dimensional memory | |
US20160204123A1 (en) | Method of fabricating three-dimensional semiconductor devices, and three-dimensional semiconductor devices thereof | |
US20170263637A1 (en) | Semiconductor memory device and method for manufacturing same | |
US20180277631A1 (en) | Semiconductor device and method for manufacturing same | |
KR101985590B1 (en) | Three dimensional flash memory for increasing integration density and manufacturing method thereof | |
US20170069656A1 (en) | Semiconductor memory device | |
US12010840B2 (en) | Vertical type non-volatile memory device and method of manufacturing the same | |
JP2014187329A (en) | Method of manufacturing semiconductor storage device and semiconductor storage device | |
US20160358932A1 (en) | Gate-all-around vertical gate memory structures and semiconductor devices, and methods of fabricating gate-all-around vertical gate memory structures and semiconductor devices thereof | |
US10861707B2 (en) | Method for manufacturing semiconductor device and semiconductor memory device | |
US10483124B2 (en) | Semiconductor device | |
CN109524410B (en) | Method for forming three-dimensional memory | |
US9224749B1 (en) | Method for filling polysilicon gate in semiconductor devices, and semiconductor devices | |
US9349746B1 (en) | Method of fabricating deep trench semiconductor devices, and deep trench semiconductor devices | |
US9230866B2 (en) | Fabricating method of customized mask and fabricating method of semiconductor device using customized mask | |
CN109742077B (en) | Three-dimensional memory and manufacturing method thereof | |
US9859292B2 (en) | 3D memory process and structures | |
US8114778B2 (en) | Method of forming minute patterns in semiconductor device using double patterning | |
US12021126B2 (en) | Method of forming top select gate trenches | |
US11563021B2 (en) | Memory device and method for forming the same | |
US20110309532A1 (en) | Semiconductor structure with alignment control mask | |
CN109524409B (en) | Method for forming three-dimensional memory | |
US20150340236A1 (en) | Method for reducing defects in polysilicon layers | |
TWI550696B (en) | Method For Manufacturing Three Dimensional Stacked Semiconductor Structure and Structure Manufactured By The Same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MACRONIX INTERNATIONAL CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YANG, TA-HONE;REEL/FRAME:035241/0215 Effective date: 20150316 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |