US20160276579A1 - Method of forming an on-pitch self-aligned hard mask for contact to a tunnel junction using ion beam etching - Google Patents

Method of forming an on-pitch self-aligned hard mask for contact to a tunnel junction using ion beam etching Download PDF

Info

Publication number
US20160276579A1
US20160276579A1 US15/170,359 US201615170359A US2016276579A1 US 20160276579 A1 US20160276579 A1 US 20160276579A1 US 201615170359 A US201615170359 A US 201615170359A US 2016276579 A1 US2016276579 A1 US 2016276579A1
Authority
US
United States
Prior art keywords
present
electrically conductive
electrode
dielectric layer
tunnel junction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US15/170,359
Inventor
Michael C. Gaidis
Erwan GAPIHAN
Rohit Kilaru
Eugene J. O'Sullivan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Crocus Technology SA
International Business Machines Corp
Original Assignee
Crocus Technology SA
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Crocus Technology SA, International Business Machines Corp filed Critical Crocus Technology SA
Priority to US15/170,359 priority Critical patent/US20160276579A1/en
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GAIDIS, MICHAEL C., KILARU, ROHIT, O'SULLIVAN, EUGENE J.
Assigned to CROCUS TECHNOLOGY reassignment CROCUS TECHNOLOGY ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: Gapihan, Erwan
Publication of US20160276579A1 publication Critical patent/US20160276579A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H01L43/08
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/14Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
    • G11C11/15Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements using multiple magnetic layers
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/161Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect details concerning the memory cell structure, e.g. the layers of the ferromagnetic memory cell
    • H01L43/02
    • H01L43/10
    • H01L43/12
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N50/00Galvanomagnetic devices
    • H10N50/01Manufacture or treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N50/00Galvanomagnetic devices
    • H10N50/10Magnetoresistive devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N50/00Galvanomagnetic devices
    • H10N50/80Constructional details
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2201/00Manufacture or treatment of microstructural devices or systems
    • B81C2201/01Manufacture or treatment of microstructural devices or systems in or on a substrate
    • B81C2201/0101Shaping material; Structuring the bulk substrate or layers on the substrate; Film patterning
    • B81C2201/0128Processes for removing material
    • B81C2201/013Etching
    • B81C2201/0132Dry etching, i.e. plasma etching, barrel etching, reactive ion etching [RIE], sputter etching or ion milling
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2201/00Manufacture or treatment of microstructural devices or systems
    • B81C2201/01Manufacture or treatment of microstructural devices or systems in or on a substrate
    • B81C2201/0101Shaping material; Structuring the bulk substrate or layers on the substrate; Film patterning
    • B81C2201/0128Processes for removing material
    • B81C2201/013Etching
    • B81C2201/0135Controlling etch progression
    • B81C2201/0142Processes for controlling etch progression not provided for in B81C2201/0136 - B81C2201/014
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2201/00Manufacture or treatment of microstructural devices or systems
    • B81C2201/01Manufacture or treatment of microstructural devices or systems in or on a substrate
    • B81C2201/0101Shaping material; Structuring the bulk substrate or layers on the substrate; Film patterning
    • B81C2201/0128Processes for removing material
    • B81C2201/0143Focussed beam, i.e. laser, ion or e-beam
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2211/00Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/561Multilevel memory cell aspects
    • G11C2211/5615Multilevel magnetic memory cell using non-magnetic non-conducting interlayer, e.g. MTJ
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B61/00Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/11Magnetic recording head
    • Y10T428/1107Magnetoresistive
    • Y10T428/1114Magnetoresistive having tunnel junction effect
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/11Magnetic recording head
    • Y10T428/1164Magnetic recording head with protective film

Definitions

  • the present disclosure relates to electrical devices, such as electrical devices including magnetic tunnel junctions.
  • Memory devices such as magnetic memory devices, e.g., spin torque transfer random access memory
  • etch patterning methods such as reactive ion etching.
  • the precision of etch patterning methods, such as reactive ion etching can limit their suitability for forming structural features of the increasingly scaled memory device.
  • a method of forming a memory device includes forming a magnetic tunnel junction stack on a first electrode using an electrically conductive mask and subtractive etch method. Following formation of the magnetic tunnel junction, at least one dielectric layer is deposited to encapsulate the magnetic tunnel junction stack. Ion beam etching may then remove the portion of the at least one dielectric layer that is present on the electrically conductive mask, wherein a remaining portion of the at least one dielectric layer is present over the first electrode. A second electrode may then be formed in contact with the electrically conductive mask.
  • a method of forming a memory device includes forming a layered stack on a first electrode that is present on a substrate, the layered stack including a magnetic tunnel junction on the first electrode, and an electrically conductive mask on the magnetic tunnel junction.
  • at least one dielectric layer is blanket deposited on the layered stack and exposed portions of the first electrode and the portion of the substrate that are adjacent to the layered stack. Ion beam etching may then remove a portion of the at least one dielectric layer to expose the electrically conductive mask. A remaining portion of the at least one dielectric layer is present on sidewalls of the magnetic tunnel junction of the layered stack, the exposed portions of the first electrode and the substrate adjacent to the layered stack.
  • a second electrode may then be formed in contact with the electrically conductive mask.
  • a memory device in another aspect, includes a first electrode present on a substrate, and a magnetic tunnel junction stack that is present on the first electrode.
  • An electrically conductive mask is present on an upper surface of the magnetic tunnel junction.
  • At least one dielectric layer is present on exposed portions of the substrate, and exposed portions of the first electrode that are present adjacent to the magnetic tunnel junction stack.
  • the at least one dielectric layer is also present on a sidewall of the magnetic tunnel junction, and at least a portion of a sidewall of the electrically conductive mask.
  • a dimension extending from an upper surface of the magnetic tunnel junction to the first electrode is greater than a height of the at least one dielectric layer that is present on the sidewall of the electrically conductive mask.
  • a second electrode is present on the electrically conductive mask.
  • FIG. 1 is a side cross-sectional view depicting forming a first electrode on a substrate, in accordance with one embodiment of the present disclosure.
  • FIG. 2 is a side cross-sectional view depicting forming a layered stack of a magnetic tunnel junction on the first electrode, and an electrically conductive mask on the magnetic tunnel junction, in accordance with one embodiment of the present disclosure.
  • FIG. 3 is a side cross-sectional view depicting forming at least one dielectric layer to encapsulate the layered stack of a magnetic tunnel junction and the electrically conductive mask, in accordance with one embodiment of the present disclosure.
  • FIG. 4 is a side cross-sectional view depicting ion beam etching to remove the portion of the at least one dielectric layer that is present on the electrically conductive mask, wherein a remaining portion of the at least one dielectric layer is present over the first electrode, in accordance with one embodiment of the present disclosure.
  • FIG. 5 is a side cross-sectional view depicting forming a second electrode in contact with the electrically conductive mask, in accordance with one embodiment of the present disclosure.
  • FIG. 6 is a side cross-sectional view of a memory device, in accordance with one embodiment of the present disclosure.
  • the terms “upper”, “lower”, “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the embodiments of the disclosure, as it is oriented in the drawing figures.
  • the terms “positioned on” means that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements, such as an interface structure, e.g. interface layer, may be present between the first element and the second element.
  • intervening elements such as an interface structure, e.g. interface layer
  • directly contact means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
  • the present disclosure is related to preparing contacts to semiconductor devices, such as memory devices.
  • the term “memory device” means a structure in which the electrical state or magnetic state can be altered and then retained in the altered state, in this way a bit of information can be stored.
  • the methods and structures that are disclosed herein are applicable for forming contacts, i.e., electrodes, to the electrically conductive mask of a magnetic tunnel junction (MJT) in a memory device.
  • the memory device being formed is a spin torque transfer random access memory (STTRAM).
  • the spin torque transfer random access memory (STTRAM) device is a magnetic random access memory (MRAM) device, in which the data is not stored as electric charge or current flows, but by magnetic storage elements.
  • the elements are formed from two ferromagnetic plates, each of which can hold a magnetic field, separated by a thin insulating layer.
  • one of the two plates is a permanent magnet set to a particular polarity, and the other plate's field can be changed to match that of an external field to store memory.
  • This configuration is known as a spin valve and is the simplest structure for an MRAM bit.
  • a memory device is built from a grid of such “cells”. The simplest method of reading is accomplished by measuring the electrical resistance of the cell.
  • a particular cell is (typically) selected by powering an associated transistor that switches current from a supply line through the cell to ground. Due to the magnetic tunnel effect, the electrical resistance of the cell changes due to the orientation of the fields in the two plates.
  • each cell may be positioned between a pair of write lines arranged at right angles to each other, above and below the cell. When current is passed through them, an induced magnetic field is created at the junction, which the writable plate picks up.
  • spin transfer torque STT
  • spin transfer switching MRAM device
  • spin-aligned (“polarized”) electrons are employed to directly torque the domains. Specifically, if the electrons flowing into a layer have to change their spin, this will develop a torque that will be transferred to the nearby layer. In some embodiments, this lowers the amount of current needed to write the cells, making it about the same as the read process.
  • spin torque transfer random access memory (STTRAM) devices are formed using etch patterning methods, such as reactive ion etching (RIE).
  • etch patterning methods such as reactive ion etching (RIE)
  • RIE reactive ion etching
  • the methods and structures that are disclosed herein employ ion beam milling/ion beam etch to remove dielectric materials to expose the electrically conductive materials, e.g., electrically conductive mask, that are present on the upper surface of the magnetic tunnel junction stack prior to forming electrical contacts to the layered stack.
  • ion beam milling/ion beam etch denotes a material removal process that employs ions within a plasma formed by an electric discharge that are accelerated by an electric field towards and bombard the material to be removed.
  • the ions within the plasma may be argon ions that are focused into a highly collimated beam.
  • etching process such as wet and dry chemical etching processes.
  • CMOS complementary metal oxide semiconductor
  • FRAM ferroelectric random access
  • MRAM magnetic random access memory
  • PCRAM phase change random access memory
  • NRAM carbon nanotube random access memory
  • RRAM resistive random access memory
  • CBRAM copper bridge random access memory
  • FIGS. 1-6 The methods and structures of the present disclosure are now discussed with more detail referring to FIGS. 1-6 .
  • FIG. 1 depicts one embodiment of forming a base contact 10 (hereafter referred to as first electrode) that is positioned on a substrate 5 .
  • the first electrode 10 is present in a trench that is formed in the substrate 5 .
  • the substrate 5 may be composed of a dielectric material, such as an oxide, nitride or oxynitride material.
  • the substrate 5 may be composed of silicon oxide (SiO 2 ).
  • the substrate 5 when the dielectric material that provides the substrate 5 is a nitride, the substrate 5 may be composed of silicon nitride.
  • the dielectric material that provides the substrate 5 is selected from the group consisting of SiC, SiCO, SiCOH, and SiCH compounds, the above-mentioned silicon containing materials with some or all of the Si replaced by Ge, carbon doped oxides, inorganic oxides, inorganic polymers, hybrid polymers, organic polymers such as polyamides or SiLKTM, other carbon containing materials, organo-inorganic materials such as spin-on glasses and silsesquioxane-based materials, and diamond-like carbon (DLC), also known as amorphous hydrogenated carbon, ⁇ -C:H).
  • a semiconductor material may be used for the substrate 5 instead of a dielectric material, or the substrate 5 may include a combination of semiconductor and dielectric materials.
  • the trench that is present in the substrate 5 that houses the first electrode 10 may be formed using pattern and etch processing.
  • the trench may be formed in the substrate 5 by forming a photoresist mask on the upper surface of the substrate 5 .
  • an etch process such as reactive ion etch (RIE)
  • RIE reactive ion etch
  • the etch process may be an etch process that removes the material of the substrate 5 selectively to the photoresist mask.
  • selective as used to describe a material removal process denotes that the rate of material removal for a first material is greater than the rate of removal for at least another material of the structure to which the material removal process is being applied.
  • a selective etch may include an etch chemistry that removes a first material selectively to a second material by a ratio of 100:1 or greater.
  • the first electrode 10 may be formed in the trench that is formed in the substrate 5 .
  • the first electrode 10 may be composed of any electrically conductive material.
  • a “electrode” as used to describe a component of the memory devices represents one of the two electrically conductive materials of the memory device that are on opposing sides and separated by the magnetic tunnel junction (MJT).
  • “Electrically conductive” as used through the present disclosure means a material typically having a room temperature conductivity of greater than 10 ⁇ 8 ( ⁇ -m) ⁇ 1 .
  • the first electrode 10 is composed of a metal material, such as copper, aluminum, tantalum, tungsten, titanium, platinum, silver, nickel or gold.
  • the first electrode 10 in which the first electrode 10 is composed of a metal, the first electrode 10 may be deposited using a physical vapor deposition (PVD) process.
  • PVD physical vapor deposition
  • the metal may be deposited using a chemical vapor deposition process, such as plasma enhanced chemical vapor deposition (PECVD).
  • PECVD plasma enhanced chemical vapor deposition
  • the material of the first electrode 10 may be an electrically conductive semiconductor, such as n-type doped polysilicon.
  • a planarization process such as chemical mechanical planarization (CMP) may be used to planarize the upper surface of the electrically conductive material that is present in the trench.
  • CMP chemical mechanical planarization
  • the planarization process may continue until the upper surface of the electrically conductive material that provides the first electrode 10 within the trench is coplanar with the upper surface of the portion of the substrate 5 that is not etched.
  • FIG. 2 depicts forming a layered stack of a magnetic tunnel junction 25 on the first electrode 5 , and an electrically conductive mask 20 on the magnetic tunnel junction 25 .
  • the magnetic tunnel junction 25 includes a first and second ferromagnetic plate 26 , 28 separated by an insulating layer 27 .
  • the first ferromagnetic plate 26 that is present on the first electrode 10 may be referred to as the storage layer of the magnetic tunnel junction 25 .
  • the first ferromagnetic plate 26 that is present on the first electrode 10 may be one or more of nickel iron (NiFe), cobalt iron (CoFe), iridium-manganese (IrMn), platinum manganese (PtMn), ruthenium (Ru), cobalt iron boron (CoFeB),chromium molybdenum (CrMo), tantalum (Ta), tantalum nitride (TaN), and combinations thereof.
  • the first ferromagnetic plate 26 may be composed of a single layer or multiple layers. It is noted that the above noted materials for the first ferromagnetic plate 26 are selected for illustrative purposes only and are not intended to be limiting.
  • the thickness for the first ferromagnetic plate 26 may range from 1 nm to 20 nm. In another embodiment, the thickness of the first ferromagnetic plate 26 may range from 1 nm to 10 nm.
  • the insulating layer 27 that is present between the first ferromagnetic plate 26 and the second ferromagnetic plate 28 may be referred to as a barrier layer.
  • the insulating layer 27 for the magnetic tunnel junction 25 may be composed of a dielectric material that is selected from the group consisting of aluminum oxide (Al 2 O 3 ), magnesium oxide (MgO), boron nitride (BN), silicon oxide (SiO 2 ) and combinations thereof.
  • the thickness of the insulating layer 27 may range from 1 nm to 20 nm. In another embodiment, the thickness of the insulating layer 27 may range from 1 nm to 10 nm.
  • the second ferromagnetic plate 28 that is present on the surface of the insulating layer 27 that is opposite the surface of the insulating layer 27 that is in contact with the first ferromagnetic plate 26 may be referred to as the reference layer of the magnetic tunnel junction 25 .
  • the second ferromagnetic plate 28 may be one or more of nickel iron (NiFe), cobalt iron (CoFe), iridium-manganese (IrMn), platinum manganese (PtMn), ruthenium (Ru), cobalt iron boron (CoFeB),chromium molybdenum (CrMo), tantalum (Ta), tantalum nitride (TaN), and combinations thereof.
  • the second ferromagnetic plate 28 may be composed of a single layer or multiple layers. It is noted that the above noted materials for the second ferromagnetic plate 28 are selected for illustrative purposes only and are not intended to be limiting. Other ferromagnetic materials are also suitable for the second ferromagnetic plate 28 .
  • the thickness for the second ferromagnetic plate 28 may range from 1 nm to 20 nm. In another embodiment, the thickness of the second ferromagnetic plate 28 may range from 1 nm to 10 nm.
  • the electrically conductive mask 20 that is present on the second ferromagnetic plate 28 of the magnetic tunnel junction 25 may be composed of any electrically conductive material.
  • the composition of the electrically conductive mask 20 is selected so that it may function as an etch mask for patterning the material layers that provide the magnetic tunnel junction 25 , while being electrically conductive so that the structure may remain following patterning of the magnetic tunnel junction so that the electrically conductive mask 20 provides an electrical contact to the magnetic tunnel junction 25 .
  • the electrically conductive mask 20 may be composed of a single layer or may be a multi-layered structure.
  • the electrically conductive mask 30 is composed of a transition metal.
  • the electrically conductive mask 30 may be composed of a metal nitride.
  • the electrically conductive mask 30 may be composed of copper (Cu), titanium (Ti), titanium nitride (TiN), tantalum (Ta), tantalum nitride (TaN), aluminum (Al), tungsten (W) and combinations thereof.
  • the electrically conductive mask 30 may also be composed of a semiconductor material, such as doped polysilicon.
  • the electrically conductive mask 20 may have a thickness ranging from 10 nm to 100 nm. In other embodiments, the electrically conductive mask 20 can range from 40 nm to 60 nm.
  • the layered structure of the electrically conductive mask 20 and the magnetic tunnel junction 25 may be formed by blanket depositing material layers for the first ferromagnetic layer 26 , the dielectric layer 27 , the second ferromagnetic layer 28 of the magnetic tunnel junction 25 , as well as the material layer for the electrically conductive mask 20 , to provide a layered stack.
  • the metallic containing layers of the magnetic tunnel junction 25 such as the first and second ferromagnetic layers 26 , 28 , and the electrically conductive mask 20 may be formed using a physical vapor deposition method, such as plating, sputtering, electroplating, electrophoretic deposition, and combinations thereof.
  • the dielectric layer 27 of the magnetic tunnel junction 25 may be formed using a chemical vapor deposition (CVD) process, such as plasmas enhanced chemical vapor deposition (PECVD), metal organic chemical vapor deposition (MOCVD), high density plasma chemical vapor deposition (HDPCVD), atomic layer deposition (ALD) and combinations thereof.
  • CVD chemical vapor deposition
  • PECVD plasmas enhanced chemical vapor deposition
  • MOCVD metal organic chemical vapor deposition
  • HDPCVD high density plasma chemical vapor deposition
  • ALD atomic layer deposition
  • the material layers of the layered stack may be patterned and etched so that the remaining portions of the layered stack provides the electrically conductive mask 20 and the magnetic tunnel junction 25 .
  • a pattern is produced by applying a photoresist to the surface to be etched, exposing the photoresist to a pattern of radiation, and then developing the pattern into the photoresist utilizing a resist developer. Once the patterning of the photoresist is completed, the sections covered by the photoresist are protected, while the exposed regions are removed using a selective etching process that removes the unprotected regions.
  • the electrically conductive mask 20 is first patterned and etched using a photoresist mask; the photoresist mask is removed; and the material layers for the second ferromagnetic layer 28 , the dielectric layer 27 , and the first ferromagnetic layer 26 are etched using the electrically conductive mask 20 to define the magnetic tunnel junction 20 .
  • the etch process for removing exposed portions of the material layers for the electrically conductive mask 20 , the second ferromagnetic layer 28 , the dielectric layer 27 and the first ferromagnetic layer 26 may be an anisotropic etch process, such as reactive ion etch (RIE).
  • RIE reactive ion etch
  • the etch process that is used to define the magnetic tunnel junction 25 is selective to the first electrode 10 and the substrate 5 .
  • the layered structure of the electrically conductive mask 20 and the magnetic tunnel junction 25 typically has a height H 1 ranging from 50 nm to 200 nm. In another embodiment, the layered structure of the electrically conductive mask 20 may have a height H 1 ranging from 50 nm to 100 nm. In one embodiment, the width W 1 of the layered structure of the electrically conductive mask 20 and the magnetic tunnel junction 25 my range from 10 nm to 200 nm. In another embodiment, the width W 1 of the layered structure of the electrically conductive mask 20 and the magnetic tunnel junction 25 my range from 10 nm to 100 nm. In some embodiments, the layered structure is centrally positioned on the first electrode 10 so that a portion of the first electrode 10 is exposed on opposing sides of the layered structure.
  • FIG. 3 depicts forming at least one dielectric layer 30 to encapsulate the layered structure of a magnetic tunnel junction 25 and the electrically conductive mask 20 .
  • encapsulate it is meant that the at least one dielectric layer 30 is formed on the upper surface of the layered structure of the electrically conductive mask 20 and the magnetic tunnel junction 25 , as well as the sidewall surfaces of the layered structure of the magnetic tunnel junction 25 and the electrically conductive mask 20 .
  • the at least one dielectric 30 is also positioned on the exposed upper surface of the first electrode 10 and the substrate 5 .
  • the at least one dielectric layer 30 may be composed of any dielectric material.
  • the at least one dielectric layer 30 may be composed of an oxide, nitride or oxynitride material.
  • the at least one dielectric layer 30 is composed of a first dielectric layer 30 a and a second dielectric layer 30 b.
  • the first dielectric layer 30 a is formed directly on the layered structure of the electrically conductive mask 20 and the magnetic tunnel junction 25 , as well as being formed directly on exposed portions of the first electrode 10 and the substrate 5 .
  • the first dielectric layer 30 a may be composed of a nitride, such as silicon nitride, but other dielectric compositions are suitable for use as the first dielectric layer 30 a, such as oxides and oxynitride materials.
  • the first dielectric layer 30 a may be deposited using a conformal deposition process.
  • the term “conformal” denotes a layer having a thickness that does not deviate from greater than or less than 30% of an average value for the thickness of the layer. Examples of conformal deposition processes for forming the first dielectric layer include plasma enhanced chemical vapor deposition (PECVD), metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD) or combinations thereof.
  • PECVD plasma enhanced chemical vapor deposition
  • MOCVD metal organic chemical vapor deposition
  • ALD atomic layer deposition
  • the thickness of the first dielectric layer 30 a may range from 50 nm to 200 nm. In another embodiment, the thickness of the first dielectric layer 30
  • the second dielectric layer 30 b may be formed atop the first dielectric layer 30 a, and may be an interlevel dielectric material.
  • interlevel dielectric materials that are suitable for the second dielectric layer 30 b may include SiO 2, Si 3 N 4, SiC, SiCO, SiCOH, and SiCH compounds, the above-mentioned silicon containing materials with some or all of the Si replaced by Ge, carbon doped oxides, inorganic oxides, inorganic polymers, hybrid polymers, organic polymers such as polyamides or SiLKTM, other carbon containing materials, organo-inorganic materials such as spin-on glasses and silsesquioxane-based materials, and diamond-like carbon (DLC), also known as amorphous hydrogenated carbon, ⁇ -C:H).
  • DLC diamond-like carbon
  • a semiconductor material may be used for the substrate 5 instead of a dielectric material, or the substrate 5 may include a combination of semiconductor and dielectric materials.
  • the second dielectric layer 30 b may be deposited using chemical vapor deposition (CVD) methods, such as plasma enhanced chemical vapor deposition (PECVD), spin on deposition, chemical solution deposition and combinations thereof.
  • CVD chemical vapor deposition
  • PECVD plasma enhanced chemical vapor deposition
  • the second dielectric layer 30 b may have a thickness ranging from 50 nm to 200 nm. In another embodiment, the second dielectric layer 30 b may have a thickness ranging from 50 nm to 100 nm.
  • FIG. 4 depicts ion beam etching to remove the portion of the at least one dielectric layer 30 that is present on the electrically conductive mask 25 , wherein a remaining portion of the at least one dielectric layer 30 is present over the first electrode 10 .
  • Ion beam etching/ion beam milling employs sub-micron ion particles that are accelerated and bombard the surface of the target work.
  • Ion Beam Etching employs only noble inert gases, such as Ar, Xe, Ne or Kr, which enables physical etching or sputtering, which is distinguished from chemical etching, such as the chemical etching provided by reactive ion etch.
  • Milling ions e.g., argon ions
  • plasma formed by an electrical discharge are accelerated by a pair of optically aligned grids.
  • the highly collimated beam is focused on a tilted work plate that rotates during the milling operation.
  • a selectively applied protectant such as a photo sensitive resist (photoresist) may be applied to the work element, e.g., at least one dielectric layer 30 of the layered structure of the electrically conductive mask 20 and the magnetic tunnel junction 25 , prior to its introduction into the ion miller.
  • the resist protects the underlying material, e.g., portion of the at least one dielectric layer 30 that is present on the first electrode 10 , the sidewall of the magnetic tunneling junction (MTJ) 25 , and the substrate 5 , during the ion beam etching/ion beam milling process that removes the portion of the at least one dielectric layer 30 that is present on the upper surface of the electrically conductive mask 25 .
  • Everything that is exposed to the collimated ion beam etches during the process cycle, even the photoresist.
  • the milling ions such as argon (Ar) ions
  • Other methods of etching such as the chemical process, e.g., reactive ion etch, or laser etching simply do not deliver the same level of precision that an ion beam etch can.
  • the precision of the ion beam etching/ion beam milling process for removing the portion of the at least one dielectric layer 30 is at a level that allows for the portion of the at least one dielectric layer 30 to be recessed on the sidewalls of the electrically conductive mask 20 so that the upper surface of the electrically conductive mask 20 extends above the upper surface of the recessed upper surface of the at least one dielectric layer 30 .
  • the entire sidewall of the magnetic tunnel junction 25 is covered by the etched at least on dielectric layer 30 .
  • End point detection (EPD) methods such as second ion mass spectrometry or SIMS, may be employed in combination with ion beam milling/ion beam etching in order to determine the duration of the ion beam milling/ion beam etching process.
  • EPD End point detection
  • the upper surface of the electrically conductive mask 20 may extend above the upper surface of the at least one dielectric layer 30 that is etched by a dimension ranging from 1 nm to 50 nm. In another embodiment, the upper surface of the electrically conductive mask 20 may extend above the upper surface of the at least one dielectric layer 30 that is etched by a dimension ranging from 1 nm to 10 nm. In yet another embodiment, the upper surface of the electrically conductive mask 20 may extend above the upper surface of the at least one dielectric layer 30 that is etched by a dimension ranging from 10 nm to 50 nm.
  • the apparatus for depositing the at least one dielectric layer 30 e.g., PECVD or ALD apparatus, and the ion beam milling/ion beam etching process may be clustered into a single tool.
  • FIG. 5 depicts one embodiment of forming a second electrode 40 on the exposed upper surface of the electrically conductive mask 20 .
  • the second electrode 40 is typically composed of an electrically conductive material, such as a metal.
  • the second electrode 40 may be composed of a metal material, such as copper, aluminum, tantalum, tungsten, titanium, platinum, silver, nickel or gold.
  • the second electrode 40 may be deposited using a physical vapor deposition (PVD) process.
  • PVD physical vapor deposition
  • PVD physical vapor deposition
  • the metal may be deposited using a chemical vapor deposition process, such as plasma enhanced chemical vapor deposition (PECVD).
  • PECVD plasma enhanced chemical vapor deposition
  • the material of the second electrode 40 may be an electrically conductive semiconductor, such as n-type doped polysilicon.
  • the second electrode 40 may also be referred to as the top electrode to the magnetic tunnel junction 25 .
  • FIG. 5 depicts where the second electrode 40 is blanket deposited on an entirety of the upper surface, e.g., the electrically conductive mask 20 and the remaining portion of the at least one dielectric layer 30 .
  • Embodiments have been contemplated in which the material layer deposited for the second electrode 40 is patterned and etched after deposition.
  • FIGS. 5 and 6 depict one embodiment of a memory device 100 is provided that includes a first electrode 10 present on a substrate 5 , and a magnetic tunnel junction stack 25 present on the first electrode 10 .
  • An electrically conductive mask 20 is present on an upper surface of the magnetic tunnel junction 25 .
  • At least one dielectric layer 30 a, 30 b is present on exposed portions of the substrate 5 and the first electrode 10 that are present adjacent to the magnetic tunnel junction 25 , a sidewall of the magnetic tunnel junction 25 , and at least a portion of a sidewall of the electrically conductive mask 20 .
  • the dimension H 3 extending from an upper surface of the electrically conductive mask 20 to the first electrode 10 is greater than a height H 4 of the at least one dielectric layer 30 a, 30 b that is present on said portion of the sidewall of the electrically conductive mask 20 .
  • a second electrode 40 is present on the electrically conductive mask 20 .
  • the resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
  • the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
  • the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
  • the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.

Abstract

A method of forming a memory device that in one embodiment may include forming a magnetic tunnel junction on a first electrode using an electrically conductive mask and subtractive etch method. Following formation of the magnetic tunnel junction, at least one dielectric layer is deposited to encapsulate the magnetic tunnel junction. Ion beam etching/Ion beam milling may then remove the portion of the at least one dielectric layer that is present on the electrically conductive mask, wherein a remaining portion of the at least one dielectric layer is present over the first electrode. A second electrode may then be formed in contact with the electrically conductive mask.

Description

    BACKGROUND
  • 1. Technical Field
  • The present disclosure relates to electrical devices, such as electrical devices including magnetic tunnel junctions.
  • 2. Description of the Related Art
  • The dimensions of semiconductor devices and memory devices have been steadily shrinking over the last thirty years or so, as scaling to smaller dimensions leads to continuing device performance improvements. Memory devices, such as magnetic memory devices, e.g., spin torque transfer random access memory, have typically been formed using etch patterning methods, such as reactive ion etching. As memory devices continued to scale to smaller and smaller dimensions, the precision of etch patterning methods, such as reactive ion etching, can limit their suitability for forming structural features of the increasingly scaled memory device.
  • SUMMARY
  • In one aspect, a method of forming a memory device is provided that includes forming a magnetic tunnel junction stack on a first electrode using an electrically conductive mask and subtractive etch method. Following formation of the magnetic tunnel junction, at least one dielectric layer is deposited to encapsulate the magnetic tunnel junction stack. Ion beam etching may then remove the portion of the at least one dielectric layer that is present on the electrically conductive mask, wherein a remaining portion of the at least one dielectric layer is present over the first electrode. A second electrode may then be formed in contact with the electrically conductive mask.
  • In another embodiment, a method of forming a memory device is provided that includes forming a layered stack on a first electrode that is present on a substrate, the layered stack including a magnetic tunnel junction on the first electrode, and an electrically conductive mask on the magnetic tunnel junction. Following formation of the layered stack, at least one dielectric layer is blanket deposited on the layered stack and exposed portions of the first electrode and the portion of the substrate that are adjacent to the layered stack. Ion beam etching may then remove a portion of the at least one dielectric layer to expose the electrically conductive mask. A remaining portion of the at least one dielectric layer is present on sidewalls of the magnetic tunnel junction of the layered stack, the exposed portions of the first electrode and the substrate adjacent to the layered stack. A second electrode may then be formed in contact with the electrically conductive mask.
  • In another aspect, a memory device is provided that includes a first electrode present on a substrate, and a magnetic tunnel junction stack that is present on the first electrode. An electrically conductive mask is present on an upper surface of the magnetic tunnel junction. At least one dielectric layer is present on exposed portions of the substrate, and exposed portions of the first electrode that are present adjacent to the magnetic tunnel junction stack. The at least one dielectric layer is also present on a sidewall of the magnetic tunnel junction, and at least a portion of a sidewall of the electrically conductive mask. A dimension extending from an upper surface of the magnetic tunnel junction to the first electrode is greater than a height of the at least one dielectric layer that is present on the sidewall of the electrically conductive mask. A second electrode is present on the electrically conductive mask.
  • BRIEF DESCRIPTION OF DRAWINGS
  • The following detailed description, given by way of example and not intended to limit the disclosure solely thereto, will best be appreciated in conjunction with the accompanying drawings, wherein like reference numerals denote like elements and parts, in which:
  • FIG. 1 is a side cross-sectional view depicting forming a first electrode on a substrate, in accordance with one embodiment of the present disclosure.
  • FIG. 2 is a side cross-sectional view depicting forming a layered stack of a magnetic tunnel junction on the first electrode, and an electrically conductive mask on the magnetic tunnel junction, in accordance with one embodiment of the present disclosure.
  • FIG. 3 is a side cross-sectional view depicting forming at least one dielectric layer to encapsulate the layered stack of a magnetic tunnel junction and the electrically conductive mask, in accordance with one embodiment of the present disclosure.
  • FIG. 4 is a side cross-sectional view depicting ion beam etching to remove the portion of the at least one dielectric layer that is present on the electrically conductive mask, wherein a remaining portion of the at least one dielectric layer is present over the first electrode, in accordance with one embodiment of the present disclosure.
  • FIG. 5 is a side cross-sectional view depicting forming a second electrode in contact with the electrically conductive mask, in accordance with one embodiment of the present disclosure.
  • FIG. 6 is a side cross-sectional view of a memory device, in accordance with one embodiment of the present disclosure.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Detailed embodiments of the claimed structures and methods are disclosed herein; however, it is to be understood that the disclosed embodiments are merely illustrative of the claimed structures and methods that may be embodied in various forms. In addition, each of the examples given in connection with the various embodiments are intended to be illustrative, and not restrictive. Further, the figures are not necessarily to scale, some features may be exaggerated to show details of particular components. Therefore, specific structural and functional details disclosed herein are not to be interpreted as limiting, but merely as a representative basis for teaching one skilled in the art to variously employ the methods and structures of the present disclosure. For purposes of the description hereinafter, the terms “upper”, “lower”, “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the embodiments of the disclosure, as it is oriented in the drawing figures. The terms “positioned on” means that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements, such as an interface structure, e.g. interface layer, may be present between the first element and the second element. The term “direct contact” means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
  • In some embodiments, the present disclosure is related to preparing contacts to semiconductor devices, such as memory devices. As used herein, the term “memory device” means a structure in which the electrical state or magnetic state can be altered and then retained in the altered state, in this way a bit of information can be stored. In some instances, the methods and structures that are disclosed herein are applicable for forming contacts, i.e., electrodes, to the electrically conductive mask of a magnetic tunnel junction (MJT) in a memory device. In the following description, the memory device being formed is a spin torque transfer random access memory (STTRAM). The spin torque transfer random access memory (STTRAM) device is a magnetic random access memory (MRAM) device, in which the data is not stored as electric charge or current flows, but by magnetic storage elements.
  • In an MRAM device, the elements are formed from two ferromagnetic plates, each of which can hold a magnetic field, separated by a thin insulating layer. In some embodiments, one of the two plates is a permanent magnet set to a particular polarity, and the other plate's field can be changed to match that of an external field to store memory. This configuration is known as a spin valve and is the simplest structure for an MRAM bit. A memory device is built from a grid of such “cells”. The simplest method of reading is accomplished by measuring the electrical resistance of the cell. A particular cell is (typically) selected by powering an associated transistor that switches current from a supply line through the cell to ground. Due to the magnetic tunnel effect, the electrical resistance of the cell changes due to the orientation of the fields in the two plates. By measuring the resulting current, the resistance inside any particular cell can be determined, and from this the polarity of the writable plate. Typically, if the two plates have the same polarity this is considered to mean “1”, while if the two plates are of opposite polarity the resistance will be higher and this means “0”. Data is written to the cells using a variety of means. In one embodiment, each cell may be positioned between a pair of write lines arranged at right angles to each other, above and below the cell. When current is passed through them, an induced magnetic field is created at the junction, which the writable plate picks up.
  • In a spin transfer torque (STT), or spin transfer switching, MRAM device (STTRAM), spin-aligned (“polarized”) electrons are employed to directly torque the domains. Specifically, if the electrons flowing into a layer have to change their spin, this will develop a torque that will be transferred to the nearby layer. In some embodiments, this lowers the amount of current needed to write the cells, making it about the same as the read process.
  • Typically, spin torque transfer random access memory (STTRAM) devices are formed using etch patterning methods, such as reactive ion etching (RIE). As spin torque transfer random access memory (STTRAM) devices are scaled to smaller and smaller dimensions, the precision of etch patterning methods, such as reactive ion etching (RIE), can limit their suitability for forming structural features of the increasingly scaled device. In some embodiments, the methods and structures that are disclosed herein employ ion beam milling/ion beam etch to remove dielectric materials to expose the electrically conductive materials, e.g., electrically conductive mask, that are present on the upper surface of the magnetic tunnel junction stack prior to forming electrical contacts to the layered stack. As used herein, “ion beam milling/ion beam etch” denotes a material removal process that employs ions within a plasma formed by an electric discharge that are accelerated by an electric field towards and bombard the material to be removed. In some examples, the ions within the plasma may be argon ions that are focused into a highly collimated beam. In some embodiments, by using ion beam milling methods as a material removal process in forming the contacts to memory devices a higher degree of precision is provided that is not available using etching process, such as wet and dry chemical etching processes.
  • Although the following description describes the formation of an STTRAM device, it is noted that this is only one example of a memory device that consistent with the methods and structures that are disclosed herein. For example, the methods and structures that are disclosed herein are equally applicable to any type of memory device where one bit is associated to one complementary metal oxide semiconductor (CMOS) device, such as, for example: ferroelectric random access (FRAM), magnetic random access memory (MRAM), phase change random access memory (PCRAM), carbon nanotube random access memory (NRAM), resistive random access memory (RRAM), copper bridge random access memory (CBRAM), polymer RAM, and combinations thereof. The methods and structures of the present disclosure are now discussed with more detail referring to FIGS. 1-6.
  • FIG. 1 depicts one embodiment of forming a base contact 10 (hereafter referred to as first electrode) that is positioned on a substrate 5. In the embodiment that is depicted in FIG. 1, the first electrode 10 is present in a trench that is formed in the substrate 5. In some embodiments, the substrate 5 may be composed of a dielectric material, such as an oxide, nitride or oxynitride material. For example, when the dielectric material that provides the substrate 5 is an oxide, the substrate 5 may be composed of silicon oxide (SiO2). In another embodiment, when the dielectric material that provides the substrate 5 is a nitride, the substrate 5 may be composed of silicon nitride. In other examples, the dielectric material that provides the substrate 5 is selected from the group consisting of SiC, SiCO, SiCOH, and SiCH compounds, the above-mentioned silicon containing materials with some or all of the Si replaced by Ge, carbon doped oxides, inorganic oxides, inorganic polymers, hybrid polymers, organic polymers such as polyamides or SiLK™, other carbon containing materials, organo-inorganic materials such as spin-on glasses and silsesquioxane-based materials, and diamond-like carbon (DLC), also known as amorphous hydrogenated carbon, α-C:H). In some embodiments, a semiconductor material may be used for the substrate 5 instead of a dielectric material, or the substrate 5 may include a combination of semiconductor and dielectric materials.
  • In some embodiments, the trench that is present in the substrate 5 that houses the first electrode 10 may be formed using pattern and etch processing. For example, the trench may be formed in the substrate 5 by forming a photoresist mask on the upper surface of the substrate 5. Thereafter, an etch process, such as reactive ion etch (RIE), may be applied to etch the exposed portions of the substrate 5 that are not protected by the photoresist mask. The etch process may be an etch process that removes the material of the substrate 5 selectively to the photoresist mask. The term “selective” as used to describe a material removal process denotes that the rate of material removal for a first material is greater than the rate of removal for at least another material of the structure to which the material removal process is being applied. For example, in one embodiment, a selective etch may include an etch chemistry that removes a first material selectively to a second material by a ratio of 100:1 or greater.
  • Still referring to FIG. 1, the first electrode 10 may be formed in the trench that is formed in the substrate 5. The first electrode 10 may be composed of any electrically conductive material. A “electrode” as used to describe a component of the memory devices represents one of the two electrically conductive materials of the memory device that are on opposing sides and separated by the magnetic tunnel junction (MJT). “Electrically conductive” as used through the present disclosure means a material typically having a room temperature conductivity of greater than 10−8(Ω-m)−1. In some embodiments, the first electrode 10 is composed of a metal material, such as copper, aluminum, tantalum, tungsten, titanium, platinum, silver, nickel or gold. In the embodiments, in which the first electrode 10 is composed of a metal, the first electrode 10 may be deposited using a physical vapor deposition (PVD) process. Examples of physical vapor deposition (PVD) processes that are suitable for forming the first electrode 10 include plating, sputtering, electroplating, electrophoretic deposition, and combinations thereof. In other embodiments, the metal may be deposited using a chemical vapor deposition process, such as plasma enhanced chemical vapor deposition (PECVD). In some embodiments, the material of the first electrode 10 may be an electrically conductive semiconductor, such as n-type doped polysilicon.
  • In some embodiments, following deposition of the material for the first electrode 10 in the trench of the substrate 5, a planarization process, such as chemical mechanical planarization (CMP) may be used to planarize the upper surface of the electrically conductive material that is present in the trench. In some embodiments, the planarization process may continue until the upper surface of the electrically conductive material that provides the first electrode 10 within the trench is coplanar with the upper surface of the portion of the substrate 5 that is not etched.
  • FIG. 2 depicts forming a layered stack of a magnetic tunnel junction 25 on the first electrode 5, and an electrically conductive mask 20 on the magnetic tunnel junction 25. The magnetic tunnel junction 25 includes a first and second ferromagnetic plate 26, 28 separated by an insulating layer 27. The first ferromagnetic plate 26 that is present on the first electrode 10 may be referred to as the storage layer of the magnetic tunnel junction 25. The first ferromagnetic plate 26 that is present on the first electrode 10 may be one or more of nickel iron (NiFe), cobalt iron (CoFe), iridium-manganese (IrMn), platinum manganese (PtMn), ruthenium (Ru), cobalt iron boron (CoFeB),chromium molybdenum (CrMo), tantalum (Ta), tantalum nitride (TaN), and combinations thereof. The first ferromagnetic plate 26 may be composed of a single layer or multiple layers. It is noted that the above noted materials for the first ferromagnetic plate 26 are selected for illustrative purposes only and are not intended to be limiting. Other ferromagnetic materials are also suitable for the first ferromagnetic plate 26. The thickness for the first ferromagnetic plate 26 may range from 1 nm to 20 nm. In another embodiment, the thickness of the first ferromagnetic plate 26 may range from 1 nm to 10 nm.
  • The insulating layer 27 that is present between the first ferromagnetic plate 26 and the second ferromagnetic plate 28 may be referred to as a barrier layer. The insulating layer 27 for the magnetic tunnel junction 25 may be composed of a dielectric material that is selected from the group consisting of aluminum oxide (Al2O3), magnesium oxide (MgO), boron nitride (BN), silicon oxide (SiO2) and combinations thereof. The thickness of the insulating layer 27 may range from 1 nm to 20 nm. In another embodiment, the thickness of the insulating layer 27 may range from 1 nm to 10 nm.
  • The second ferromagnetic plate 28 that is present on the surface of the insulating layer 27 that is opposite the surface of the insulating layer 27 that is in contact with the first ferromagnetic plate 26 may be referred to as the reference layer of the magnetic tunnel junction 25. The second ferromagnetic plate 28 may be one or more of nickel iron (NiFe), cobalt iron (CoFe), iridium-manganese (IrMn), platinum manganese (PtMn), ruthenium (Ru), cobalt iron boron (CoFeB),chromium molybdenum (CrMo), tantalum (Ta), tantalum nitride (TaN), and combinations thereof. The second ferromagnetic plate 28 may be composed of a single layer or multiple layers. It is noted that the above noted materials for the second ferromagnetic plate 28 are selected for illustrative purposes only and are not intended to be limiting. Other ferromagnetic materials are also suitable for the second ferromagnetic plate 28. The thickness for the second ferromagnetic plate 28 may range from 1 nm to 20 nm. In another embodiment, the thickness of the second ferromagnetic plate 28 may range from 1 nm to 10 nm.
  • The electrically conductive mask 20 that is present on the second ferromagnetic plate 28 of the magnetic tunnel junction 25 may be composed of any electrically conductive material. Typically, the composition of the electrically conductive mask 20 is selected so that it may function as an etch mask for patterning the material layers that provide the magnetic tunnel junction 25, while being electrically conductive so that the structure may remain following patterning of the magnetic tunnel junction so that the electrically conductive mask 20 provides an electrical contact to the magnetic tunnel junction 25. The electrically conductive mask 20 may be composed of a single layer or may be a multi-layered structure. In some embodiments, the electrically conductive mask 30 is composed of a transition metal. In some embodiments, the electrically conductive mask 30 may be composed of a metal nitride. For example, the electrically conductive mask 30 may be composed of copper (Cu), titanium (Ti), titanium nitride (TiN), tantalum (Ta), tantalum nitride (TaN), aluminum (Al), tungsten (W) and combinations thereof. In some embodiments, the electrically conductive mask 30 may also be composed of a semiconductor material, such as doped polysilicon. In some embodiments, the electrically conductive mask 20 may have a thickness ranging from 10 nm to 100 nm. In other embodiments, the electrically conductive mask 20 can range from 40 nm to 60 nm.
  • The layered structure of the electrically conductive mask 20 and the magnetic tunnel junction 25 may be formed by blanket depositing material layers for the first ferromagnetic layer 26, the dielectric layer 27, the second ferromagnetic layer 28 of the magnetic tunnel junction 25, as well as the material layer for the electrically conductive mask 20, to provide a layered stack. The metallic containing layers of the magnetic tunnel junction 25, such as the first and second ferromagnetic layers 26, 28, and the electrically conductive mask 20 may be formed using a physical vapor deposition method, such as plating, sputtering, electroplating, electrophoretic deposition, and combinations thereof. The dielectric layer 27 of the magnetic tunnel junction 25 may be formed using a chemical vapor deposition (CVD) process, such as plasmas enhanced chemical vapor deposition (PECVD), metal organic chemical vapor deposition (MOCVD), high density plasma chemical vapor deposition (HDPCVD), atomic layer deposition (ALD) and combinations thereof.
  • Following the formation of the layered stack, the material layers of the layered stack may be patterned and etched so that the remaining portions of the layered stack provides the electrically conductive mask 20 and the magnetic tunnel junction 25. Specifically, a pattern is produced by applying a photoresist to the surface to be etched, exposing the photoresist to a pattern of radiation, and then developing the pattern into the photoresist utilizing a resist developer. Once the patterning of the photoresist is completed, the sections covered by the photoresist are protected, while the exposed regions are removed using a selective etching process that removes the unprotected regions. In one embodiment, the electrically conductive mask 20 is first patterned and etched using a photoresist mask; the photoresist mask is removed; and the material layers for the second ferromagnetic layer 28, the dielectric layer 27, and the first ferromagnetic layer 26 are etched using the electrically conductive mask 20 to define the magnetic tunnel junction 20.
  • The etch process for removing exposed portions of the material layers for the electrically conductive mask 20, the second ferromagnetic layer 28, the dielectric layer 27 and the first ferromagnetic layer 26 may be an anisotropic etch process, such as reactive ion etch (RIE). Typically, the etch process that is used to define the magnetic tunnel junction 25 is selective to the first electrode 10 and the substrate 5.
  • The layered structure of the electrically conductive mask 20 and the magnetic tunnel junction 25 typically has a height H1 ranging from 50 nm to 200 nm. In another embodiment, the layered structure of the electrically conductive mask 20 may have a height H1 ranging from 50 nm to 100 nm. In one embodiment, the width W1 of the layered structure of the electrically conductive mask 20 and the magnetic tunnel junction 25 my range from 10 nm to 200 nm. In another embodiment, the width W1 of the layered structure of the electrically conductive mask 20 and the magnetic tunnel junction 25 my range from 10 nm to 100 nm. In some embodiments, the layered structure is centrally positioned on the first electrode 10 so that a portion of the first electrode 10 is exposed on opposing sides of the layered structure.
  • FIG. 3 depicts forming at least one dielectric layer 30 to encapsulate the layered structure of a magnetic tunnel junction 25 and the electrically conductive mask 20. By encapsulate it is meant that the at least one dielectric layer 30 is formed on the upper surface of the layered structure of the electrically conductive mask 20 and the magnetic tunnel junction 25, as well as the sidewall surfaces of the layered structure of the magnetic tunnel junction 25 and the electrically conductive mask 20. The at least one dielectric 30 is also positioned on the exposed upper surface of the first electrode 10 and the substrate 5.
  • The at least one dielectric layer 30 may be composed of any dielectric material. For example, the at least one dielectric layer 30 may be composed of an oxide, nitride or oxynitride material. In the embodiment that is depicted in FIG. 3, the at least one dielectric layer 30 is composed of a first dielectric layer 30 a and a second dielectric layer 30 b. The first dielectric layer 30 a is formed directly on the layered structure of the electrically conductive mask 20 and the magnetic tunnel junction 25, as well as being formed directly on exposed portions of the first electrode 10 and the substrate 5. The first dielectric layer 30 a may be composed of a nitride, such as silicon nitride, but other dielectric compositions are suitable for use as the first dielectric layer 30 a, such as oxides and oxynitride materials. The first dielectric layer 30 a may be deposited using a conformal deposition process. The term “conformal” denotes a layer having a thickness that does not deviate from greater than or less than 30% of an average value for the thickness of the layer. Examples of conformal deposition processes for forming the first dielectric layer include plasma enhanced chemical vapor deposition (PECVD), metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD) or combinations thereof. The thickness of the first dielectric layer 30 a may range from 50 nm to 200 nm. In another embodiment, the thickness of the first dielectric layer 30 a may range from 50 nm to 100 nm.
  • The second dielectric layer 30 b may be formed atop the first dielectric layer 30 a, and may be an interlevel dielectric material. Examples of interlevel dielectric materials that are suitable for the second dielectric layer 30 b may include SiO2, Si3N4, SiC, SiCO, SiCOH, and SiCH compounds, the above-mentioned silicon containing materials with some or all of the Si replaced by Ge, carbon doped oxides, inorganic oxides, inorganic polymers, hybrid polymers, organic polymers such as polyamides or SiLK™, other carbon containing materials, organo-inorganic materials such as spin-on glasses and silsesquioxane-based materials, and diamond-like carbon (DLC), also known as amorphous hydrogenated carbon, α-C:H). In some embodiments, a semiconductor material may be used for the substrate 5 instead of a dielectric material, or the substrate 5 may include a combination of semiconductor and dielectric materials. The second dielectric layer 30 b may be deposited using chemical vapor deposition (CVD) methods, such as plasma enhanced chemical vapor deposition (PECVD), spin on deposition, chemical solution deposition and combinations thereof. The second dielectric layer 30 b may have a thickness ranging from 50 nm to 200 nm. In another embodiment, the second dielectric layer 30 b may have a thickness ranging from 50 nm to 100 nm.
  • FIG. 4 depicts ion beam etching to remove the portion of the at least one dielectric layer 30 that is present on the electrically conductive mask 25, wherein a remaining portion of the at least one dielectric layer 30 is present over the first electrode 10. Ion beam etching/ion beam milling employs sub-micron ion particles that are accelerated and bombard the surface of the target work. Ion Beam Etching employs only noble inert gases, such as Ar, Xe, Ne or Kr, which enables physical etching or sputtering, which is distinguished from chemical etching, such as the chemical etching provided by reactive ion etch. Typically, during ion beam etching/ion beam milling the work piece is mounted on a rotating table inside a vacuum chamber. Milling ions, e.g., argon ions, contained within plasma formed by an electrical discharge are accelerated by a pair of optically aligned grids. The highly collimated beam is focused on a tilted work plate that rotates during the milling operation.
  • As with other etching process, a selectively applied protectant, such as a photo sensitive resist (photoresist), may be applied to the work element, e.g., at least one dielectric layer 30 of the layered structure of the electrically conductive mask 20 and the magnetic tunnel junction 25, prior to its introduction into the ion miller. The resist protects the underlying material, e.g., portion of the at least one dielectric layer 30 that is present on the first electrode 10, the sidewall of the magnetic tunneling junction (MTJ) 25, and the substrate 5, during the ion beam etching/ion beam milling process that removes the portion of the at least one dielectric layer 30 that is present on the upper surface of the electrically conductive mask 25. Everything that is exposed to the collimated ion beam etches during the process cycle, even the photoresist.
  • In some embodiments, the milling ions, such as argon (Ar) ions, strike the target materials while they are rotated within the vacuum chamber. This ensures uniform removal of waste material. This precision and its attendant repeatability is one strength of the collimated ion beam milling process. Other methods of etching, such as the chemical process, e.g., reactive ion etch, or laser etching simply do not deliver the same level of precision that an ion beam etch can.
  • The precision of the ion beam etching/ion beam milling process for removing the portion of the at least one dielectric layer 30 is at a level that allows for the portion of the at least one dielectric layer 30 to be recessed on the sidewalls of the electrically conductive mask 20 so that the upper surface of the electrically conductive mask 20 extends above the upper surface of the recessed upper surface of the at least one dielectric layer 30. In some embodiments, the entire sidewall of the magnetic tunnel junction 25 is covered by the etched at least on dielectric layer 30. End point detection (EPD) methods, such as second ion mass spectrometry or SIMS, may be employed in combination with ion beam milling/ion beam etching in order to determine the duration of the ion beam milling/ion beam etching process.
  • In some embodiments, following the ion beam etching/ion beam milling process, the upper surface of the electrically conductive mask 20 may extend above the upper surface of the at least one dielectric layer 30 that is etched by a dimension ranging from 1 nm to 50 nm. In another embodiment, the upper surface of the electrically conductive mask 20 may extend above the upper surface of the at least one dielectric layer 30 that is etched by a dimension ranging from 1 nm to 10 nm. In yet another embodiment, the upper surface of the electrically conductive mask 20 may extend above the upper surface of the at least one dielectric layer 30 that is etched by a dimension ranging from 10 nm to 50 nm.
  • In some embodiments, the apparatus for depositing the at least one dielectric layer 30, e.g., PECVD or ALD apparatus, and the ion beam milling/ion beam etching process may be clustered into a single tool.
  • FIG. 5 depicts one embodiment of forming a second electrode 40 on the exposed upper surface of the electrically conductive mask 20. The second electrode 40 is typically composed of an electrically conductive material, such as a metal. For example, the second electrode 40 may be composed of a metal material, such as copper, aluminum, tantalum, tungsten, titanium, platinum, silver, nickel or gold. In the embodiments, in which the second electrode 40 is composed of a metal, the second electrode 40 may be deposited using a physical vapor deposition (PVD) process. Examples of physical vapor deposition (PVD) processes that are suitable for forming the second electrode 40 include plating, sputtering, electroplating, electrophoretic deposition, and combinations thereof. In other embodiments, the metal may be deposited using a chemical vapor deposition process, such as plasma enhanced chemical vapor deposition (PECVD). In some embodiments, the material of the second electrode 40 may be an electrically conductive semiconductor, such as n-type doped polysilicon. The second electrode 40 may also be referred to as the top electrode to the magnetic tunnel junction 25. FIG. 5 depicts where the second electrode 40 is blanket deposited on an entirety of the upper surface, e.g., the electrically conductive mask 20 and the remaining portion of the at least one dielectric layer 30. Embodiments have been contemplated in which the material layer deposited for the second electrode 40 is patterned and etched after deposition.
  • FIGS. 5 and 6 depict one embodiment of a memory device 100 is provided that includes a first electrode 10 present on a substrate 5, and a magnetic tunnel junction stack 25 present on the first electrode 10. An electrically conductive mask 20 is present on an upper surface of the magnetic tunnel junction 25. At least one dielectric layer 30 a, 30 b is present on exposed portions of the substrate 5 and the first electrode 10 that are present adjacent to the magnetic tunnel junction 25, a sidewall of the magnetic tunnel junction 25, and at least a portion of a sidewall of the electrically conductive mask 20. In some embodiments, the dimension H3 extending from an upper surface of the electrically conductive mask 20 to the first electrode 10 is greater than a height H4 of the at least one dielectric layer 30 a, 30 b that is present on said portion of the sidewall of the electrically conductive mask 20. A second electrode 40 is present on the electrically conductive mask 20.
  • Methods as described herein may be used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
  • While the methods and structures of the present disclosure have been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in forms and details may be made without departing from the spirit and scope of the present disclosure. It is therefore intended that the present disclosure not be limited to the exact forms and details described and illustrated, but fall within the scope of the appended claims.

Claims (20)

What is claimed is:
1. A memory device comprising:
a first electrode present on a substrate;
a magnetic tunnel junction present on the first electrode;
an electrically conductive mask present on an upper surface of the magnetic tunnel junction;
at least one dielectric layer present on exposed portions of the substrate and the first electrode that are present adjacent to the magnetic tunnel junction, a sidewall of the magnetic tunnel junction, and at least a portion of a sidewall of the electrically conductive mask, wherein a dimension extending from an upper surface of the magnetic tunnel junction to the first electrode is greater than a height of the at least one dielectric layer that is present on said portion of the sidewall of the electrically conductive mask; and
a second electrode is present on the electrically conductive mask.
2. The memory device of claim 1, wherein the magnetic tunnel junction comprises a first ferromagnetic plate that is present on the first electrode, a dielectric layer that is present on the first ferromagnetic plate, and a second ferromagnetic plate that is present on the dielectric layer.
3. The memory device of claim 2, wherein the first ferromagnetic plate comprises a composition selected from the group consisting of nickel iron (NiFe), cobalt iron (CoFe), iridium-manganese (IrMn), platinum manganese (PtMn), ruthenium (Ru), cobalt iron boron (CoFeB),chromium molybdenum (CrMo), tantalum (Ta), tantalum nitride (TaN), and combinations thereof.
4. The memory device of claim 2, wherein the dielectric layer is selected from the group consisting of aluminum oxide (Al2O3), magnesium oxide (MgO), boron nitride (BN), silicon oxide (SiO2) and combinations thereof.
5. The memory device of claim 2, wherein the second ferromagnetic plate comprises a composition selected from the group consisting of nickel iron (NiFe), cobalt iron (CoFe), iridium-manganese (IrMn), platinum manganese (PtMn), ruthenium (Ru), cobalt iron boron (CoFeB),chromium molybdenum (CrMo), tantalum (Ta), tantalum nitride (TaN), and combinations thereof.
6. The memory device of claim 2, wherein the electrically conductive mask has a composition that is selected from the group consisting of copper (Cu), titanium (Ti), titanium nitride (TiN), tantalum (Ta), tantalum nitride (TaN), aluminum (Al), tungsten (W) and combinations thereof.
7. The memory device of claim 2, wherein the difference in height between the upper surface of the at least one dielectric layer and an upper surface of the electrically conductive mask ranges from 1 nm to 50 nm.
8. The memory device of claim 2, wherein the memory device is a spin torque transfer random access memory (STTRAM), ferroelectric random access memory (FRAM), magnetic random access memory (MRAM), phase change random access memory (PCRAM), carbon nanotube random access memory (NRAM), resistive random access memory (RRAM), copper bridge random access memory (CBRAM), polymer RAM, or a combinations thereof.
9. A memory device comprising:
a first electrode present on a substrate;
a magnetic tunnel junction comprising a first ferromagnetic plate that is present on the first electrode, a dielectric layer that is present on the first ferromagnetic plate, and a second ferromagnetic plate that is present on the dielectric layer;
an electrically conductive mask present on an upper surface of the magnetic tunnel junction;
at least one dielectric layer present on exposed portions of the substrate and the first electrode that are present adjacent to the magnetic tunnel junction, a sidewall of the magnetic tunnel junction, and at least a portion of a sidewall of the electrically conductive mask, wherein a dimension extending from an upper surface of the magnetic tunnel junction to the first electrode is greater than a height of the at least one dielectric layer that is present on said portion of the sidewall of the electrically conductive mask; and
a second electrode is present on the electrically conductive mask.
10. The memory device of claim 9, wherein the first ferromagnetic plate comprises a composition selected from the group consisting of nickel iron (NiFe), cobalt iron (CoFe), iridium-manganese (IrMn), platinum manganese (PtMn), ruthenium (Ru), cobalt iron boron (CoFeB),chromium molybdenum (CrMo), tantalum (Ta), tantalum nitride (TaN), and combinations thereof.
11. The memory device of claim 10, wherein the dielectric layer is selected from the group consisting of aluminum oxide (Al2O3), magnesium oxide (MgO), boron nitride (BN), silicon oxide (SiO2) and combinations thereof.
12. The memory device of claim 10, wherein the second ferromagnetic plate comprises a composition selected from the group consisting of nickel iron (NiFe), cobalt iron (CoFe), iridium-manganese (IrMn), platinum manganese (PtMn), ruthenium (Ru), cobalt iron boron (CoFeB),chromium molybdenum (CrMo), tantalum (Ta), tantalum nitride (TaN), and combinations thereof.
13. The memory device of claim 10, wherein the electrically conductive mask has a composition that is selected from the group consisting of copper (Cu), titanium (Ti), titanium nitride (TiN), tantalum (Ta), tantalum nitride (TaN), aluminum (Al), tungsten (W) and combinations thereof.
14. The memory device of claim 10, wherein the difference in height between the upper surface of the at least one dielectric layer and an upper surface of the electrically conductive mask ranges from 1 nm to 50 nm.
15. The memory device of claim 10, wherein the memory device is a spin torque transfer random access memory (STTRAM), ferroelectric random access memory (FRAM), magnetic random access memory (MRAM), phase change random access memory (PCRAM), carbon nanotube random access memory (NRAM), resistive random access memory (RRAM), copper bridge random access memory (CBRAM), polymer RAM, or a combinations thereof.
16. A memory device comprising:
a first electrode present on a substrate;
a magnetic tunnel junction present on the first electrode;
an electrically conductive mask present on an upper surface of the magnetic tunnel junction;
at least one dielectric layer present on exposed portions of the substrate and the first electrode that are present adjacent to the magnetic tunnel junction, a sidewall of the magnetic tunnel junction, and at least a portion of a sidewall of the electrically conductive mask, wherein a dimension extending from an upper surface of the magnetic tunnel junction to the first electrode is greater than a height of the at least one dielectric layer that is present on said portion of the sidewall of the electrically conductive mask, wherein the difference in height between the upper surface of the at least one dielectric layer and an upper surface of the electrically conductive mask ranges from 10 nm to 50 nm; and
a second electrode is present on the electrically conductive mask.
17. The memory device of claim 16, wherein the magnetic tunnel junction comprises a first ferromagnetic plate that is present on the first electrode, a dielectric layer that is present on the first ferromagnetic plate, and a second ferromagnetic plate that is present on the dielectric layer.
18. The memory device of claim 17, wherein the first ferromagnetic plate comprises a composition selected from the group consisting of nickel iron (NiFe), cobalt iron (CoFe), iridium-manganese (IrMn), platinum manganese (PtMn), ruthenium (Ru), cobalt iron boron (CoFeB),chromium molybdenum (CrMo), tantalum (Ta), tantalum nitride (TaN), and combinations thereof.
19. The memory device of claim 17, wherein the dielectric layer is selected from the group consisting of aluminum oxide (Al2O3), magnesium oxide (MgO), boron nitride (BN), silicon oxide (SiO2) and combinations thereof.
20. The memory device of claim 17, wherein the second ferromagnetic plate comprises a composition selected from the group consisting of nickel iron (NiFe), cobalt iron (CoFe), iridium-manganese (IrMn), platinum manganese (PtMn), ruthenium (Ru), cobalt iron boron (CoFeB),chromium molybdenum (CrMo), tantalum (Ta), tantalum nitride (TaN), and combinations thereof.
US15/170,359 2014-06-20 2016-06-01 Method of forming an on-pitch self-aligned hard mask for contact to a tunnel junction using ion beam etching Abandoned US20160276579A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/170,359 US20160276579A1 (en) 2014-06-20 2016-06-01 Method of forming an on-pitch self-aligned hard mask for contact to a tunnel junction using ion beam etching

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/310,844 US10003014B2 (en) 2014-06-20 2014-06-20 Method of forming an on-pitch self-aligned hard mask for contact to a tunnel junction using ion beam etching
US15/170,359 US20160276579A1 (en) 2014-06-20 2016-06-01 Method of forming an on-pitch self-aligned hard mask for contact to a tunnel junction using ion beam etching

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US14/310,844 Division US10003014B2 (en) 2014-06-20 2014-06-20 Method of forming an on-pitch self-aligned hard mask for contact to a tunnel junction using ion beam etching

Publications (1)

Publication Number Publication Date
US20160276579A1 true US20160276579A1 (en) 2016-09-22

Family

ID=54870459

Family Applications (3)

Application Number Title Priority Date Filing Date
US14/310,844 Expired - Fee Related US10003014B2 (en) 2014-06-20 2014-06-20 Method of forming an on-pitch self-aligned hard mask for contact to a tunnel junction using ion beam etching
US15/170,359 Abandoned US20160276579A1 (en) 2014-06-20 2016-06-01 Method of forming an on-pitch self-aligned hard mask for contact to a tunnel junction using ion beam etching
US15/956,376 Abandoned US20180240967A1 (en) 2014-06-20 2018-04-18 Method of forming an on-pitch self-aligned hard mask for contact to a tunnel junction using ion beam etching

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US14/310,844 Expired - Fee Related US10003014B2 (en) 2014-06-20 2014-06-20 Method of forming an on-pitch self-aligned hard mask for contact to a tunnel junction using ion beam etching

Family Applications After (1)

Application Number Title Priority Date Filing Date
US15/956,376 Abandoned US20180240967A1 (en) 2014-06-20 2018-04-18 Method of forming an on-pitch self-aligned hard mask for contact to a tunnel junction using ion beam etching

Country Status (1)

Country Link
US (3) US10003014B2 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150372225A1 (en) * 2014-06-20 2015-12-24 International Business Machines Corporation Method of forming an on-pitch self-aligned hard mask for contact to a tunnel junction using ion beam etching
US10700093B1 (en) 2018-12-20 2020-06-30 Sandisk Technologies Llc Ferroelectric memory devices employing conductivity modulation of a thin semiconductor material or a two-dimensional charge carrier gas and methods of operating the same
US10763429B2 (en) 2018-10-12 2020-09-01 International Business Machines Corporation Self-aligned ion beam etch sputter mask for magnetoresistive random access memory
US11107516B1 (en) 2020-02-24 2021-08-31 Sandisk Technologies Llc Ferroelectric memory devices containing a two-dimensional charge carrier gas channel and methods of making the same
US11177284B2 (en) 2018-12-20 2021-11-16 Sandisk Technologies Llc Ferroelectric memory devices containing a two-dimensional charge carrier gas channel and methods of making the same
US11222920B2 (en) 2020-02-04 2022-01-11 Western Digital Technologies, Inc. Magnetic device including multiferroic regions and methods of forming the same
US11264562B1 (en) 2020-08-27 2022-03-01 Western Digital Technologies, Inc. Multiferroic-assisted voltage controlled magnetic anisotropy memory device and methods of manufacturing the same
US11276446B1 (en) 2020-08-27 2022-03-15 Western Digital Technologies, Inc. Multiferroic-assisted voltage controlled magnetic anisotropy memory device and methods of manufacturing the same

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9905751B2 (en) * 2015-10-20 2018-02-27 Taiwan Semiconductor Manufacturing Company, Ltd. Magnetic tunnel junction with reduced damage
EP3440720A4 (en) * 2016-04-01 2019-11-27 INTEL Corporation Techniques for forming logic including integrated spin-transfer torque magnetoresistive random-access memory
US10062732B2 (en) * 2016-05-24 2018-08-28 Samsung Electronics Co., Ltd. DMTJ structure for sub-25NM designs with cancelled flowering field effects
JP6244402B2 (en) * 2016-05-31 2017-12-06 東京エレクトロン株式会社 Magnetoresistive element manufacturing method and magnetoresistive element manufacturing system
US10170697B2 (en) 2016-09-07 2019-01-01 International Business Machines Corporation Cryogenic patterning of magnetic tunnel junctions
US10276555B2 (en) 2016-10-01 2019-04-30 Samsung Electronics Co., Ltd. Method and system for providing a magnetic cell usable in spin transfer torque applications and including a switchable shunting layer
US10573687B2 (en) 2017-10-31 2020-02-25 International Business Machines Corporation Magnetic random access memory with permanent photo-patternable low-K dielectric
US10475496B1 (en) 2018-05-04 2019-11-12 International Business Machines Corporation Reduced shorts in magnetic tunnel junctions
US10468585B1 (en) 2018-05-31 2019-11-05 International Business Machines Corporation Dual function magnetic tunnel junction pillar encapsulation
US11374170B2 (en) * 2018-09-25 2022-06-28 Applied Materials, Inc. Methods to form top contact to a magnetic tunnel junction
US11296277B2 (en) * 2018-10-16 2022-04-05 Samsung Electronics Co., Ltd. Variable resistance memory device having an anti-oxidation layer and a method of manufacturing the same
US11315870B2 (en) * 2018-11-21 2022-04-26 Globalfoundries U.S. Inc. Top electrode interconnect structures
US11121311B2 (en) * 2019-01-24 2021-09-14 International Business Machines Corporation MTJ containing device encapsulation to prevent shorting
US10727398B1 (en) 2019-01-30 2020-07-28 International Business Machines Corporation MTJ containing device containing a bottom electrode embedded in diamond-like carbon
JP2020155459A (en) * 2019-03-18 2020-09-24 キオクシア株式会社 Magnetic memory device and manufacturing method thereof
US11744083B2 (en) 2019-04-12 2023-08-29 International Business Machines Corporation Fabrication of embedded memory devices utilizing a self assembled monolayer
CN110224064B (en) * 2019-06-26 2020-10-27 西安交通大学 BN (Al) film-based resistance switch and preparation method thereof
US11195993B2 (en) 2019-09-16 2021-12-07 International Business Machines Corporation Encapsulation topography-assisted self-aligned MRAM top contact
CN112736189A (en) * 2019-10-14 2021-04-30 上海磁宇信息科技有限公司 Magnetic memory bottom electrode and manufacturing process thereof and magnetic memory
US11239278B2 (en) 2020-02-04 2022-02-01 International Business Machines Corporation Bottom conductive structure with a limited top contact area
CN111933791A (en) * 2020-09-07 2020-11-13 浙江驰拓科技有限公司 Magnetic random access memory device and method of manufacturing the same
US11737289B2 (en) 2020-12-09 2023-08-22 International Business Machines Corporation High density ReRAM integration with interconnect

Citations (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6713802B1 (en) * 2003-06-20 2004-03-30 Infineon Technologies Ag Magnetic tunnel junction patterning using SiC or SiN
US6783999B1 (en) * 2003-06-20 2004-08-31 Infineon Technologies Ag Subtractive stud formation for MRAM manufacturing
US20050051820A1 (en) * 2003-09-10 2005-03-10 George Stojakovic Fabrication process for a magnetic tunnel junction device
US7045368B2 (en) * 2004-05-19 2006-05-16 Headway Technologies, Inc. MRAM cell structure and method of fabrication
US20070023806A1 (en) * 2005-07-29 2007-02-01 International Business Machines Corporation Method and structure for forming slot via bitline for MRAM devices
US7423282B2 (en) * 2006-07-06 2008-09-09 Infineon Technologies Ag Memory structure and method of manufacture
US20090141543A1 (en) * 2007-12-04 2009-06-04 Macronix International Co., Ltd. Magnetic random access memory, manufacturing method and programming method thereof
US20090209050A1 (en) * 2008-02-18 2009-08-20 Yung-Hung Wang In-Situ Formed Capping Layer in MTJ Devices
US20090321859A1 (en) * 2008-06-30 2009-12-31 Qualcomm Incorporated System and Method to Fabricate Magnetic Random Access Memory
US20110049655A1 (en) * 2009-08-28 2011-03-03 International Business Machines Corporation Pillar-based interconnects for magnetoresistive random access memory
US20110049656A1 (en) * 2009-08-27 2011-03-03 Qualcomm Incorporated Magnetic Tunnel Junction Device and Fabrication
US20110089511A1 (en) * 2007-02-12 2011-04-21 Avalanche Technology, Inc. Magnetic Random Access Memory (MRAM) Manufacturing Process for a Small Magnetic Tunnel Junction (MTJ) Design with a Low Programming Current Requirement
US20110235217A1 (en) * 2010-03-29 2011-09-29 Qualcomm Incorporated Fabricating A Magnetic Tunnel Junction Storage Element
US20130049144A1 (en) * 2011-08-23 2013-02-28 Taiwan Semiconductor Manufacturing Company, Ltd. Magnetoresistive random access memory (mram) device and fabrication methods thereof
US20130075842A1 (en) * 2011-09-28 2013-03-28 Ga Young Ha Semiconductor device and method for fabricating the same
US20130075838A1 (en) * 2011-09-24 2013-03-28 Taiwan Semiconductor Manufacturing Company, Ltd. Method and structure for a mram device with a bilayer passivation
US20130119494A1 (en) * 2011-11-10 2013-05-16 Qualcomm Incorporated Mtj structure and integration scheme
US20130250661A1 (en) * 2012-03-22 2013-09-26 Micron Technology, Inc. Memory cells, semiconductor device structures, systems including such cells, and methods of fabrication
US8574928B2 (en) * 2012-04-10 2013-11-05 Avalanche Technology Inc. MRAM fabrication method with sidewall cleaning
US20140048894A1 (en) * 2012-08-20 2014-02-20 Qualcomm Incorporated Mtp mtj device
US20140198564A1 (en) * 2013-01-17 2014-07-17 T3Memory, Inc. Magnetoresistive element and method of manufacturing the same
US8835889B1 (en) * 2013-03-13 2014-09-16 International Business Machines Corporation Parallel shunt paths in thermally assisted magnetic memory cells
US20150014800A1 (en) * 2012-06-22 2015-01-15 Avalanche Technology, Inc. Mtj memory cell with protection sleeve and method for making same
US20150171314A1 (en) * 2013-12-17 2015-06-18 Qualcomm Incorporated Mram integration techniques for technology
US9159907B2 (en) * 2011-08-04 2015-10-13 Taiwan Semiconductor Manufacturing Company, Ltd. Hybrid film for protecting MTJ stacks of MRAM
US20150294703A1 (en) * 2014-04-10 2015-10-15 Samsung Electronics Co., Ltd. Method and system for providing a thermally assisted spin transfer torque magnetic device including smart thermal barriers
US20160005953A1 (en) * 2014-07-04 2016-01-07 SK Hynix Inc. Electronic device including a semiconductor memory
US20160020384A1 (en) * 2014-07-18 2016-01-21 Dae-eun Jeong Magnetic memory device and method for forming the same
US9502640B1 (en) * 2015-11-03 2016-11-22 International Business Machines Corporation Structure and method to reduce shorting in STT-MRAM device
US9583697B2 (en) * 2014-08-14 2017-02-28 Samsung Electronics Co., Ltd. Magnetic memory devices and methods of forming the same
US20170125663A1 (en) * 2015-10-31 2017-05-04 Everspin Technologies, Inc. Method of Manufacturing a Magnetoresistive Stack/ Structure using Plurality of Encapsulation Layers
US9647200B1 (en) * 2015-12-07 2017-05-09 International Business Machines Corporation Encapsulation of magnetic tunnel junction structures in organic photopatternable dielectric material

Family Cites Families (126)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3846822A (en) * 1973-10-05 1974-11-05 Bell Telephone Labor Inc Methods for making field effect transistors
US4299680A (en) * 1979-12-31 1981-11-10 Texas Instruments Incorporated Method of fabricating magnetic bubble memory device having planar overlay pattern of magnetically soft material
US4397079A (en) * 1981-03-30 1983-08-09 International Business Machines Corp. Process for improving the yield of integrated devices including Schottky barrier diodes
US5386121A (en) * 1993-12-23 1995-01-31 International Business Machines Corporation In situ, non-destructive CVD surface monitor
US5891242A (en) * 1997-06-13 1999-04-06 Seh America, Inc. Apparatus and method for determining an epitaxial layer thickness and transition width
KR100249782B1 (en) * 1997-11-20 2000-03-15 정선종 Process for preparing superconducting junction having a cubic yba2cu3ox barrier layer
JP3278638B2 (en) * 1998-09-01 2002-04-30 日本電気株式会社 High-temperature superconducting Josephson junction and method of manufacturing the same
US20020074544A1 (en) * 1999-12-21 2002-06-20 Sung Gun Yong Ramp-edge josephson junction devices and methods for fabricating the same
AU2001249077A1 (en) * 2000-02-28 2001-09-12 Nanovation Technologies, Inc. Dense-plasma etching of inp-based materials using chlorine and nitrogen
JP2002076472A (en) * 2000-08-31 2002-03-15 Alps Electric Co Ltd Spin valve thin film magnetic element and thin film magnetic head having the same
US20020127763A1 (en) * 2000-12-28 2002-09-12 Mohamed Arafa Sidewall spacers and methods of making same
US6992869B2 (en) * 2001-02-06 2006-01-31 Yamaha Corporation Magnetic resistance device
US6780652B2 (en) * 2001-03-15 2004-08-24 Micron Technology, Inc. Self-aligned MRAM contact and method of fabrication
US6614079B2 (en) * 2001-07-19 2003-09-02 International Business Machines Corporation All-in-one disposable/permanent spacer elevated source/drain, self-aligned silicide CMOS
US20030015494A1 (en) * 2001-07-20 2003-01-23 Seagate Technology Llc Single layer resist lift-off process and apparatus for submicron structures
JP4109475B2 (en) * 2002-03-26 2008-07-02 パイオニア株式会社 Dielectric recording medium, method for manufacturing the same, and apparatus for manufacturing the same
EP1506580B1 (en) * 2002-05-08 2010-07-21 Nxp B.V. Floating gate memory cells with increased coupling ratio
JP2004055975A (en) * 2002-07-23 2004-02-19 Sharp Corp Semiconductor light emitting device and its manufacturing method
US6838389B2 (en) * 2002-08-02 2005-01-04 Veeco Instruments, Inc. High selectivity etching of a lead overlay structure
US7008803B2 (en) * 2002-10-24 2006-03-07 International Business Machines Corporation Method of reworking structures incorporating low-k dielectric materials
DE10250902B4 (en) * 2002-10-31 2009-06-18 Advanced Micro Devices, Inc., Sunnyvale A method of removing structural elements using an improved ablation process in the manufacture of a semiconductor device
US20040229430A1 (en) * 2003-05-14 2004-11-18 Frank Findeis Fabrication process for a magnetic tunnel junction device
KR100471407B1 (en) * 2003-06-30 2005-03-14 주식회사 하이닉스반도체 Method for fabricating transistor with polymetal gate electrode
US7008871B2 (en) * 2003-07-03 2006-03-07 International Business Machines Corporation Selective capping of copper wiring
JP4142993B2 (en) * 2003-07-23 2008-09-03 株式会社東芝 Method for manufacturing magnetic memory device
US7016168B2 (en) * 2003-11-20 2006-03-21 Headway Technologies, Inc. Method of increasing CPP GMR in a spin valve structure
US7056834B2 (en) * 2004-02-10 2006-06-06 Hewlett-Packard Development Company, L.P. Forming a plurality of thin-film devices using imprint lithography
US6984530B2 (en) * 2004-03-29 2006-01-10 Hewlett-Packard Development Company, L.P. Method of fabricating a MRAM device
US7320170B2 (en) * 2004-04-20 2008-01-22 Headway Technologies, Inc. Xenon ion beam to improve track width definition
US7195950B2 (en) * 2004-07-21 2007-03-27 Hewlett-Packard Development Company, L.P. Forming a plurality of thin-film devices
TWI249846B (en) * 2004-08-23 2006-02-21 Winbond Electronics Corp Memory device
TWI252559B (en) * 2004-12-31 2006-04-01 Ind Tech Res Inst Method for connecting magnetoelectronic element with conductive line
US7381343B2 (en) 2005-07-08 2008-06-03 International Business Machines Corporation Hard mask structure for patterning of materials
US7880249B2 (en) * 2005-11-30 2011-02-01 Magic Technologies, Inc. Spacer structure in MRAM cell and method of its fabrication
US7531367B2 (en) * 2006-01-18 2009-05-12 International Business Machines Corporation Utilizing sidewall spacer features to form magnetic tunnel junctions in an integrated circuit
US7510922B2 (en) * 2006-01-26 2009-03-31 Freescale Semiconductor, Inc. Spacer T-gate structure for CoSi2 extendibility
BRPI0710181A2 (en) 2006-03-16 2011-08-09 Novartis Ag organic compounds
US7435639B2 (en) * 2006-05-31 2008-10-14 Freescale Semiconductor, Inc. Dual surface SOI by lateral epitaxial overgrowth
US7833355B2 (en) * 2006-06-02 2010-11-16 Peter David Capizzo Carbon nanotube (CNT) extrusion methods and CNT wire and composites
EP2037260A4 (en) * 2006-06-13 2012-01-04 Univ Kyoto Secondary ion mass spectrometry method and imaging method
US20080061379A1 (en) * 2006-09-08 2008-03-13 Hao-Yu Chen MOS devices with graded spacers and graded source/drain regions
US7791845B2 (en) * 2006-12-26 2010-09-07 Hitachi Global Storage Technologies Netherlands B.V. Tunneling magnetoresistive sensor having a high iron concentration free layer and an oxides of magnesium barrier layer
US7494825B2 (en) * 2007-01-03 2009-02-24 Freescale Semiconductor, Inc. Top contact alignment in semiconductor devices
US20120236369A1 (en) * 2007-01-12 2012-09-20 Nanoark Corporation Color imaging archival system
US7993535B2 (en) 2007-01-26 2011-08-09 International Business Machines Corporation Robust self-aligned process for sub-65nm current-perpendicular junction pillars
US20120015196A1 (en) * 2007-01-29 2012-01-19 Guardian Industries Corp. Method of making heat treated coated article using diamond-like carbon (dlc) coating and protective film on acid-etched surface
US8634162B2 (en) * 2007-03-08 2014-01-21 HGST Netherlands B.V. Perpendicular write head having a stepped flare structure and method of manufacture thereof
JP2008277542A (en) * 2007-04-27 2008-11-13 Toshiba Corp Magnetic random access memory and method of manufacturing the same
US8133745B2 (en) * 2007-10-17 2012-03-13 Magic Technologies, Inc. Method of magnetic tunneling layer processes for spin-transfer torque MRAM
US9136463B2 (en) * 2007-11-20 2015-09-15 Qualcomm Incorporated Method of forming a magnetic tunnel junction structure
KR100943860B1 (en) * 2007-12-21 2010-02-24 주식회사 하이닉스반도체 Method for forming magnetic tunnel junction cell
JP2009199637A (en) * 2008-02-19 2009-09-03 Fuji Electric Device Technology Co Ltd Patterned magnetic recording medium and method of manufacturing the same
US7939188B2 (en) * 2008-10-27 2011-05-10 Seagate Technology Llc Magnetic stack design
US7745324B1 (en) * 2009-01-09 2010-06-29 International Business Machines Corporation Interconnect with recessed dielectric adjacent a noble metal cap
JP5117421B2 (en) * 2009-02-12 2013-01-16 株式会社東芝 Magnetoresistive element and manufacturing method thereof
US7883944B2 (en) * 2009-03-19 2011-02-08 International Business Machines Corporation Ultra-thin semiconductor on insulator metal gate complementary field effect transistor with metal gate and method of forming thereof
US8315019B1 (en) * 2009-03-31 2012-11-20 Western Digital (Fremont), Llc Method and system for providing an improved magnetoresistive structure utilizing an oxidation buffer layer
US7989224B2 (en) * 2009-04-30 2011-08-02 International Business Machines Corporation Sidewall coating for non-uniform spin momentum-transfer magnetic tunnel junction current flow
US8318030B2 (en) * 2009-07-13 2012-11-27 Seagate Technology Llc Magnetic device definition with uniform biasing control
CN102598130A (en) * 2009-08-26 2012-07-18 威科仪器股份有限公司 System for fabricating a pattern on magnetic recording media
US8169816B2 (en) * 2009-09-15 2012-05-01 Magic Technologies, Inc. Fabrication methods of partial cladded write line to enhance write margin for magnetic random access memory
US8168449B2 (en) * 2009-11-04 2012-05-01 International Business Machines Corporation Template-registered diblock copolymer mask for MRAM device formation
US8912012B2 (en) * 2009-11-25 2014-12-16 Qualcomm Incorporated Magnetic tunnel junction device and fabrication
US8513749B2 (en) * 2010-01-14 2013-08-20 Qualcomm Incorporated Composite hardmask architecture and method of creating non-uniform current path for spin torque driven magnetic tunnel junction
US8270208B2 (en) * 2010-02-08 2012-09-18 International Business Machines Corporation Spin-torque based memory device with read and write current paths modulated with a non-linear shunt resistor
DE102010014919B4 (en) * 2010-04-14 2015-07-02 Epcos Ag Method for producing a dielectric layer on a component
US8722543B2 (en) 2010-07-30 2014-05-13 Headway Technologies, Inc. Composite hard mask with upper sacrificial dielectric layer for the patterning and etching of nanometer size MRAM devices
US10202684B2 (en) * 2010-08-23 2019-02-12 Exogenesis Corporation Method for neutral beam processing based on gas cluster ion beam technology and articles produced thereby
US8735289B2 (en) * 2010-11-29 2014-05-27 Infineon Technologies Ag Method of contacting a doping region in a semiconductor substrate
US8647945B2 (en) * 2010-12-03 2014-02-11 International Business Machines Corporation Method of forming substrate contact for semiconductor on insulator (SOI) substrate
JP5608067B2 (en) * 2010-12-16 2014-10-15 公益財団法人国際超電導産業技術研究センター High temperature superconducting magnetic sensor and manufacturing method thereof
EP2466298A1 (en) * 2010-12-17 2012-06-20 Stichting IMEC Nederland Method of making an electrically conductive structure, method of making a gas sensor, gas sensor obtained with the method and use of the gas sensor for sensing a gas
US8432645B2 (en) * 2011-01-31 2013-04-30 Tdk Corporation Magneto-resistive effect element, magnetic head, magnetic head slider, head gimbal assembly and hard disk drive apparatus
US20130075840A1 (en) * 2011-02-09 2013-03-28 Avalanche Technology, Inc. Method for fabrication of a magnetic random access memory (mram) using a high selectivity hard mask
US8557610B2 (en) * 2011-02-14 2013-10-15 Qualcomm Incorporated Methods of integrated shielding into MTJ device for MRAM
US20150021724A1 (en) * 2011-04-11 2015-01-22 Magsil Corporation Self contacting bit line to mram cell
JP5066273B1 (en) * 2011-04-28 2012-11-07 株式会社東芝 Magnetic recording medium and magnetic recording / reproducing apparatus
US8313960B1 (en) * 2011-05-03 2012-11-20 Avalanche Technology, Inc. Magnetic tunnel junction (MTJ) formation using multiple etching processes
US8420464B2 (en) * 2011-05-04 2013-04-16 International Business Machines Corporation Spacer as hard mask scheme for in-situ doping in CMOS finFETs
US8970213B2 (en) * 2011-06-24 2015-03-03 Canon Anelva Corporation Method for manufacturing magnetoresistance effect element
JP2013012546A (en) * 2011-06-28 2013-01-17 Toshiba Corp Manufacturing method of nonvolatile storage device
US8921959B2 (en) * 2011-07-26 2014-12-30 Taiwan Semiconductor Manufacturing Company, Ltd. MRAM device and fabrication method thereof
US9236372B2 (en) * 2011-07-29 2016-01-12 Freescale Semiconductor, Inc. Combined output buffer and ESD diode device
US8709956B2 (en) * 2011-08-01 2014-04-29 Avalanche Technology Inc. MRAM with sidewall protection and method of fabrication
US8796795B2 (en) * 2011-08-01 2014-08-05 Avalanche Technology Inc. MRAM with sidewall protection and method of fabrication
KR101870873B1 (en) * 2011-08-04 2018-07-20 에스케이하이닉스 주식회사 Method for fabricating magnetic tunnel junction device
KR20130016827A (en) * 2011-08-09 2013-02-19 에스케이하이닉스 주식회사 Semiconductor device and method for fabricating the same
KR20130016824A (en) * 2011-08-09 2013-02-19 에스케이하이닉스 주식회사 Method for fabricating magnetic tunnel junction
US8536063B2 (en) 2011-08-30 2013-09-17 Avalanche Technology Inc. MRAM etching processes
JP5535161B2 (en) 2011-09-20 2014-07-02 株式会社東芝 Magnetoresistive element and manufacturing method thereof
CN103050525B (en) * 2011-10-12 2015-06-17 中国科学院微电子研究所 MOSFET (Metal Oxide Semiconductor Field Effect Transistor) and manufacturing method thereof
US8575670B2 (en) * 2011-12-09 2013-11-05 International Business Machines Corporation Embedded dynamic random access memory device formed in an extremely thin semiconductor on insulator (ETSOI) substrate
JP2013243307A (en) * 2012-05-22 2013-12-05 Toshiba Corp Semiconductor manufacturing apparatus and semiconductor device manufacturing method
DE102012107155B4 (en) * 2012-08-03 2017-07-13 Snaptrack, Inc. Topographical structure and method for its production
JP5575198B2 (en) * 2012-09-25 2014-08-20 株式会社東芝 Magnetoresistive element manufacturing method and magnetoresistive element manufacturing apparatus
WO2014070383A1 (en) * 2012-10-30 2014-05-08 Edwards Lifesciences Corporation Analyte sensor and fabrication methods
US9166154B2 (en) * 2012-12-07 2015-10-20 Avalance Technology, Inc. MTJ stack and bottom electrode patterning process with ion beam etching using a single mask
US9166150B2 (en) * 2012-12-21 2015-10-20 Intel Corporation Electric field enhanced spin transfer torque memory (STTM) device
US9461243B2 (en) * 2013-01-05 2016-10-04 Yimin Guo STT-MRAM and method of manufacturing the same
US9087981B2 (en) * 2013-02-08 2015-07-21 Taiwan Semiconductor Manufacturing Company, Ltd. Methods of forming a magnetic tunnel junction device
US20140246741A1 (en) * 2013-03-03 2014-09-04 T3Memory, Inc. Magnetoresistive memory cell and method of manufacturing the same
US20140295584A1 (en) * 2013-03-27 2014-10-02 International Business Machines Corporation Low energy collimated ion milling of semiconductor structures
US9024399B2 (en) * 2013-05-02 2015-05-05 Yimin Guo Perpendicular STT-MRAM having logical magnetic shielding
CN104347417B (en) * 2013-08-05 2018-01-02 中芯国际集成电路制造(上海)有限公司 The forming method of MOS transistor
KR101482429B1 (en) * 2013-08-12 2015-01-13 삼성전기주식회사 Printed circuit board and method of manufacturing the same
US8975089B1 (en) * 2013-11-18 2015-03-10 Avalanche Technology, Inc. Method for forming MTJ memory element
US9318694B2 (en) * 2013-12-26 2016-04-19 Intel Corporation Methods of forming a magnetic random access memory etch spacer and structures formed thereby
CN104795331B (en) * 2014-01-21 2018-08-10 中芯国际集成电路制造(上海)有限公司 The forming method of transistor
US20150263267A1 (en) * 2014-03-13 2015-09-17 Hiroyuki Kanaya Magnetic memory and method for manufacturing the same
US9472749B2 (en) * 2014-03-20 2016-10-18 International Business Machines Corporation Armature-clad MRAM device
KR102105702B1 (en) * 2014-04-04 2020-04-29 삼성전자주식회사 Magnetic memory devices
KR102192205B1 (en) * 2014-04-28 2020-12-18 삼성전자주식회사 Memory device
US9312360B2 (en) * 2014-05-01 2016-04-12 International Business Machines Corporation FinFET with epitaxial source and drain regions and dielectric isolated channel region
US9299745B2 (en) * 2014-05-08 2016-03-29 GlobalFoundries, Inc. Integrated circuits having magnetic tunnel junctions (MTJ) and methods for fabricating the same
US9431602B2 (en) * 2014-06-05 2016-08-30 Everspin Technologies, Inc. Top electrode coupling in a magnetoresistive device using an etch stop layer
US10418271B2 (en) * 2014-06-13 2019-09-17 Taiwan Semiconductor Manufacturing Co., Ltd. Method of forming isolation layer
US10003014B2 (en) * 2014-06-20 2018-06-19 International Business Machines Corporation Method of forming an on-pitch self-aligned hard mask for contact to a tunnel junction using ion beam etching
US20160064652A1 (en) * 2014-09-03 2016-03-03 T3Memory, Inc. Three-terminal stt-mram and method to make the same
KR102287755B1 (en) * 2014-11-18 2021-08-09 삼성전자주식회사 Method of Fabricating MRAM
KR102212558B1 (en) * 2014-12-22 2021-02-08 삼성전자주식회사 Method of manufacturing magnetic memory device
WO2016179458A1 (en) * 2015-05-06 2016-11-10 Hutchinson Technology Incorporated Plasma treatments for flexures of hard disk drives
US9490164B1 (en) * 2015-06-23 2016-11-08 International Business Machines Corporation Techniques for forming contacts for active BEOL
US9978934B2 (en) * 2015-10-30 2018-05-22 Veeco Instruments Inc. Ion beam etching of STT-RAM structures
US9660179B1 (en) * 2015-12-16 2017-05-23 International Business Machines Corporation Enhanced coercivity in MTJ devices by contact depth control
US10388852B2 (en) * 2016-06-08 2019-08-20 Globalfoundries Singapore Pte. Ltd. Magnetic tunnel junction element
US10170697B2 (en) * 2016-09-07 2019-01-01 International Business Machines Corporation Cryogenic patterning of magnetic tunnel junctions

Patent Citations (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6783999B1 (en) * 2003-06-20 2004-08-31 Infineon Technologies Ag Subtractive stud formation for MRAM manufacturing
US6713802B1 (en) * 2003-06-20 2004-03-30 Infineon Technologies Ag Magnetic tunnel junction patterning using SiC or SiN
US20050051820A1 (en) * 2003-09-10 2005-03-10 George Stojakovic Fabrication process for a magnetic tunnel junction device
US7045368B2 (en) * 2004-05-19 2006-05-16 Headway Technologies, Inc. MRAM cell structure and method of fabrication
US20070023806A1 (en) * 2005-07-29 2007-02-01 International Business Machines Corporation Method and structure for forming slot via bitline for MRAM devices
US7423282B2 (en) * 2006-07-06 2008-09-09 Infineon Technologies Ag Memory structure and method of manufacture
US20110089511A1 (en) * 2007-02-12 2011-04-21 Avalanche Technology, Inc. Magnetic Random Access Memory (MRAM) Manufacturing Process for a Small Magnetic Tunnel Junction (MTJ) Design with a Low Programming Current Requirement
US20090141543A1 (en) * 2007-12-04 2009-06-04 Macronix International Co., Ltd. Magnetic random access memory, manufacturing method and programming method thereof
US20090209050A1 (en) * 2008-02-18 2009-08-20 Yung-Hung Wang In-Situ Formed Capping Layer in MTJ Devices
US20090321859A1 (en) * 2008-06-30 2009-12-31 Qualcomm Incorporated System and Method to Fabricate Magnetic Random Access Memory
US20110049656A1 (en) * 2009-08-27 2011-03-03 Qualcomm Incorporated Magnetic Tunnel Junction Device and Fabrication
US20110049655A1 (en) * 2009-08-28 2011-03-03 International Business Machines Corporation Pillar-based interconnects for magnetoresistive random access memory
US20110235217A1 (en) * 2010-03-29 2011-09-29 Qualcomm Incorporated Fabricating A Magnetic Tunnel Junction Storage Element
US9159907B2 (en) * 2011-08-04 2015-10-13 Taiwan Semiconductor Manufacturing Company, Ltd. Hybrid film for protecting MTJ stacks of MRAM
US20130049144A1 (en) * 2011-08-23 2013-02-28 Taiwan Semiconductor Manufacturing Company, Ltd. Magnetoresistive random access memory (mram) device and fabrication methods thereof
US20130075838A1 (en) * 2011-09-24 2013-03-28 Taiwan Semiconductor Manufacturing Company, Ltd. Method and structure for a mram device with a bilayer passivation
US20130075842A1 (en) * 2011-09-28 2013-03-28 Ga Young Ha Semiconductor device and method for fabricating the same
US20130119494A1 (en) * 2011-11-10 2013-05-16 Qualcomm Incorporated Mtj structure and integration scheme
US20130250661A1 (en) * 2012-03-22 2013-09-26 Micron Technology, Inc. Memory cells, semiconductor device structures, systems including such cells, and methods of fabrication
US8574928B2 (en) * 2012-04-10 2013-11-05 Avalanche Technology Inc. MRAM fabrication method with sidewall cleaning
US20150014800A1 (en) * 2012-06-22 2015-01-15 Avalanche Technology, Inc. Mtj memory cell with protection sleeve and method for making same
US20140048894A1 (en) * 2012-08-20 2014-02-20 Qualcomm Incorporated Mtp mtj device
US20140198564A1 (en) * 2013-01-17 2014-07-17 T3Memory, Inc. Magnetoresistive element and method of manufacturing the same
US8835889B1 (en) * 2013-03-13 2014-09-16 International Business Machines Corporation Parallel shunt paths in thermally assisted magnetic memory cells
US20150171314A1 (en) * 2013-12-17 2015-06-18 Qualcomm Incorporated Mram integration techniques for technology
US20150294703A1 (en) * 2014-04-10 2015-10-15 Samsung Electronics Co., Ltd. Method and system for providing a thermally assisted spin transfer torque magnetic device including smart thermal barriers
US20160005953A1 (en) * 2014-07-04 2016-01-07 SK Hynix Inc. Electronic device including a semiconductor memory
US20160020384A1 (en) * 2014-07-18 2016-01-21 Dae-eun Jeong Magnetic memory device and method for forming the same
US9583697B2 (en) * 2014-08-14 2017-02-28 Samsung Electronics Co., Ltd. Magnetic memory devices and methods of forming the same
US20170125663A1 (en) * 2015-10-31 2017-05-04 Everspin Technologies, Inc. Method of Manufacturing a Magnetoresistive Stack/ Structure using Plurality of Encapsulation Layers
US9502640B1 (en) * 2015-11-03 2016-11-22 International Business Machines Corporation Structure and method to reduce shorting in STT-MRAM device
US9647200B1 (en) * 2015-12-07 2017-05-09 International Business Machines Corporation Encapsulation of magnetic tunnel junction structures in organic photopatternable dielectric material

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150372225A1 (en) * 2014-06-20 2015-12-24 International Business Machines Corporation Method of forming an on-pitch self-aligned hard mask for contact to a tunnel junction using ion beam etching
US10003014B2 (en) * 2014-06-20 2018-06-19 International Business Machines Corporation Method of forming an on-pitch self-aligned hard mask for contact to a tunnel junction using ion beam etching
US20180240967A1 (en) * 2014-06-20 2018-08-23 International Business Machines Corporation Method of forming an on-pitch self-aligned hard mask for contact to a tunnel junction using ion beam etching
US10763429B2 (en) 2018-10-12 2020-09-01 International Business Machines Corporation Self-aligned ion beam etch sputter mask for magnetoresistive random access memory
US10700093B1 (en) 2018-12-20 2020-06-30 Sandisk Technologies Llc Ferroelectric memory devices employing conductivity modulation of a thin semiconductor material or a two-dimensional charge carrier gas and methods of operating the same
US10957711B2 (en) 2018-12-20 2021-03-23 Sandisk Technologies Llc Ferroelectric device with multiple polarization states and method of making the same
US11177284B2 (en) 2018-12-20 2021-11-16 Sandisk Technologies Llc Ferroelectric memory devices containing a two-dimensional charge carrier gas channel and methods of making the same
US11271009B2 (en) 2018-12-20 2022-03-08 Sandisk Technologies Llc Ferroelectric memory devices employing conductivity modulation of a thin semiconductor material or a two-dimensional charge carrier gas and methods of operating the same
US11222920B2 (en) 2020-02-04 2022-01-11 Western Digital Technologies, Inc. Magnetic device including multiferroic regions and methods of forming the same
US11107516B1 (en) 2020-02-24 2021-08-31 Sandisk Technologies Llc Ferroelectric memory devices containing a two-dimensional charge carrier gas channel and methods of making the same
US11264562B1 (en) 2020-08-27 2022-03-01 Western Digital Technologies, Inc. Multiferroic-assisted voltage controlled magnetic anisotropy memory device and methods of manufacturing the same
US11276446B1 (en) 2020-08-27 2022-03-15 Western Digital Technologies, Inc. Multiferroic-assisted voltage controlled magnetic anisotropy memory device and methods of manufacturing the same

Also Published As

Publication number Publication date
US10003014B2 (en) 2018-06-19
US20180240967A1 (en) 2018-08-23
US20150372225A1 (en) 2015-12-24

Similar Documents

Publication Publication Date Title
US20180240967A1 (en) Method of forming an on-pitch self-aligned hard mask for contact to a tunnel junction using ion beam etching
US9947863B2 (en) Structure and method to reduce shorting in STT-MRAM device
US9490424B2 (en) Sub-lithographic patterning of magnetic tunneling junction devices
US10181558B2 (en) Magnetoresistive random access memory structure and method of forming the same
US20230225217A1 (en) Method of integration of a magnetoresistive structure
US9318698B2 (en) Spin transfer torque cell for magnetic random access memory
US8866242B2 (en) MTJ structure and integration scheme
US10644229B2 (en) Magnetoresistive random access memory cell and fabricating the same
TWI702639B (en) Semiconductor structure, electrode structure and method of forming the same
WO2016200510A1 (en) De-integrated trench formation for advanced mram integration
JP2013517629A (en) Magnetic tunnel junction (MTJ) on planarized electrode
US20220328559A1 (en) SOT MRAM Having Dielectric Interfacial Layer and Method Forming Same
WO2022248224A1 (en) Spin-orbit torque (sot) magnetoresistive random-access memory (mram) with low resistivity spin hall effect (she) write line
US11056643B2 (en) Magnetic tunnel junction (MTJ) hard mask encapsulation to prevent redeposition
CN109713121A (en) A method of making magnetic RAM cell array and its peripheral circuits
US10692925B2 (en) Dielectric fill for memory pillar elements
CN109994600B (en) Method for manufacturing magnetic random access memory
US10062733B1 (en) Integrated circuits with magnetic tunnel junction memory cells and methods for producing the same
US20230060906A1 (en) Mram stack with reduced height
US11729996B2 (en) High retention eMRAM using VCMA-assisted writing
US20230144157A1 (en) Etching of magnetic tunnel junction (mtj) stack for magnetoresistive random-access memory (mram)
WO2023093643A1 (en) Magnetoresistive random-access memory (mram) with preserved underlying dielectric layer

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GAIDIS, MICHAEL C.;KILARU, ROHIT;O'SULLIVAN, EUGENE J.;SIGNING DATES FROM 20140516 TO 20140616;REEL/FRAME:038764/0585

Owner name: CROCUS TECHNOLOGY, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GAPIHAN, ERWAN;REEL/FRAME:038764/0696

Effective date: 20140619

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: ADVISORY ACTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION