US20160233301A1 - Semiconductor structure with nanowire structures and manufacturing method thereof - Google Patents

Semiconductor structure with nanowire structures and manufacturing method thereof Download PDF

Info

Publication number
US20160233301A1
US20160233301A1 US14/663,464 US201514663464A US2016233301A1 US 20160233301 A1 US20160233301 A1 US 20160233301A1 US 201514663464 A US201514663464 A US 201514663464A US 2016233301 A1 US2016233301 A1 US 2016233301A1
Authority
US
United States
Prior art keywords
region
nanowire
nanowire structure
diameter
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/663,464
Inventor
En-Chiuan Liou
Yu-Cheng Tung
Chih-Wei Yang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
United Microelectronics Corp
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Assigned to UNITED MICROELECTRONICS CORP. reassignment UNITED MICROELECTRONICS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: YANG, CHIH-WEI, LIOU, EN-CHIUAN, TUNG, YU-CHENG
Publication of US20160233301A1 publication Critical patent/US20160233301A1/en
Priority to US15/356,671 priority Critical patent/US9875937B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
    • H01L29/0669—Nanowires or nanotubes
    • H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02587—Structure
    • H01L21/0259—Microstructure
    • H01L21/02603—Nanowires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02664—Aftertreatments
    • H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31144—Etching the insulating layers by chemical or physical means using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • H01L21/3247—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering for altering the shape, e.g. smoothing the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823412—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
    • H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843—Source or drain regions of field-effect devices
    • H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025—Channel region of field-effect devices
    • H01L29/1029—Channel region of field-effect devices of field-effect transistors
    • H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
    • H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y40/00—Manufacture or treatment of nanostructures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66439—Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/775—Field effect transistors with one dimensional charge carrier gas channel, e.g. quantum wire FET

Definitions

  • the present invention relates to a nanowire structure, and in particular, to a nanowire structure which has different diameters within its gate region and within its source/drain (S/D) region.
  • nanowire field effect transistor FET
  • a gate dielectric and a gate conductor surrounding the nanowire channel also known as a gate-all-around nanowire FET
  • the fabrication of a nanowire field effect transistor (FET) with a gate dielectric and a gate conductor surrounding the nanowire channel includes suspension of the nanowires. Suspension of the nanowires allows for the gate conductor to cover all surfaces of the nanowires.
  • the fabrication of a gate-all-around nanowire FET typically includes the following steps: (1) Definition of the nanowires between source and drain regions by patterning a silicon-on-insulator (SOI) layer. (2) Suspension of the nanowires by isotropic etching that undercuts the insulator on which the nanowires are resting. This etching step also undercuts the insulator at the edge of the source and drain region. (3) A blanket and conformal deposition of the gate dielectric and the gate conductor. The gate dielectric and the gate conductor wraps around the suspended nanowires and fills the undercut at the edge of the source and drain regions. (4) Definition of the gate line which includes the etching of the gate line and removal of the gate dielectric and the gate conductor material from all regions outside the gate line, including gate material deposited in the cavities at the edge of the source and drain regions.
  • the present invention provides a semiconductor structure, comprising a substrate, a first nanowire structure disposed on the substrate, and the first nanowire structure includes a gate region and a source/drain region, wherein the diameter of the first nanowire structure within the gate region is different from the diameter of the first nanowire structure within the source/drain region.
  • the present invention further provides a method for forming a semiconductor structure, comprising: first, a substrate is provided, the substrate comprises an insulating layer and at least one first nano channel structure disposed thereon, a first region and a second region are defined on the substrate, next, a hard mask is formed within the first region, to cover the first nano channel structure and the insulating layer, afterwards, an etching process is performed, to remove parts of the insulating layer within the second region, an epitaxial process is performed, to form an epitaxial layer on the first nano channel structure, wherein the thickness of the epitaxial layer within the first region is different from the thickness of the epitaxial layer within the second region, and an anneal process is performed, to transform the first nano channel structure and the epitaxial layer into a first nanowire structure, wherein the diameter of the first nanowire structure within the first region is different from the diameter of the first nanowire structure within the second region.
  • the present invention provides methods for forming the nanowire structure, and the nanowire structure have different diameters within its gate region and within its S/D region, or in another case, to form different nanowire structures with different diameters. Since the diameter of the nanowire structure will influence the threshold voltage (Vt) of a nanowire filed effect transistor (FET) structure, by using the methods mentioned above, a nanowire structure that has different diameters within different regions (within the gate region and within the S/D region) can be formed, so as to increase the flexibility of the nanowire FET applications.
  • Vt threshold voltage
  • FET nanowire filed effect transistor
  • FIG. 1 is a top-view diagram of the nanowire structure.
  • FIG. 1A is a 3D diagram of the nanowire structure of the first preferred embodiment.
  • FIGS. 2A-2B show the cross section diagrams of the gate region and of the S/D region respectively.
  • FIG. 3 is the schematic diagram showing the nanowire FET structure having a plurality of nanowire structures.
  • FIG. 4 is a 3D diagram of the nanowire structure of the second preferred embodiment.
  • FIGS. 5A-5B show the cross section diagrams of the gate region and of the S/D region respectively.
  • FIG. 6 is the schematic diagram showing a plurality of nanowire structures according to the third preferred embodiment of the present invention.
  • FIGS. 7-8 are cross section diagrams along the cross section line E-E′ of FIG. 6 .
  • FIG. 1 is a top-view diagram of the nanowire structure
  • FIG. 1A is a 3D diagram of the nanowire structure
  • FIGS. 2A-2B show the cross section diagrams of the gate region and of the S/D region respectively.
  • FIG. 2A includes two cross section structures, the left side structure is the cross section diagram along the cross section line C-C′ of FIG. 1A , and the right side structure is the cross section diagram along the cross section line D-D′ of FIG. 1A .
  • a substrate 100 may include a semiconductor substrate such as a silicon substrate or a silicon-on-insulator (SOI) substrate.
  • the substrate 100 is a silicon substrate, but is not limited thereto.
  • the substrate 100 comprises an insulating layer 102 and at least one first channel structure 104 .
  • the insulating layer 102 such as a shallow trench isolation (STI), is preferably made of silicon oxide; and the material of the first channel structure 104 is same as the material of the substrate 100 , such as silicon.
  • the first channel structure 104 and the substrate 100 are connected to each other.
  • STI shallow trench isolation
  • the first channel structure 104 such as a stripe-shaped structure or a fin shaped structure, but not limited thereto, and the first channel structure 104 will be transformed into a nanowire structure through an anneal process in the following processes, the gate and the source/drain (S/D) will also be formed and crossing over the nanowire structure.
  • the manufacturing processes will be described more detail in the following paragraphs.
  • the substrate is an SOI substrate
  • the first channel structure 104 is preferably disposed on an insulating layer (not shown), and does not connect to the substrate.
  • at least two supporting structure 105 may be disposed on two ends of the first channel structure 104 , the material of the supporting structure 105 is same as the material of the first channel structure 104 . To simplify the description, the supporting structure 105 is omitted and not shown in FIG. 1A .
  • an epitaxial layer 106 is then formed, to cover the first channel structure 104 , wherein the epitaxial layer 106 may comprise silicon, silicon-germanium (SiGe), silicon phosphorus, silicon carbide or the combination thereof.
  • the epitaxial layer 106 is a silicon-germanium layer, which can be formed through a selective epitaxial process, due to the growth rate of the epitaxial layer being faster when growing along the specific crystal plane, so as shown in FIG. 1A or in FIG. 2A , the epitaxial layer 106 may have a polygonal cross section.
  • the substrate 100 comprises a first region A and a second region B defined thereon, a gate region 104 A of the first channel structure 104 is disposed within the first region A, and at least one S/D region 104 B of the first channel structure 104 is disposed within the second region B.
  • the first channel structure 104 includes the gate region 104 A and at least one S/D region 104 B, disposed within the first region A and within the second region B respectively.
  • a hard mask 108 is formed within the second region B, such as a photoresist layer, to cover the S/D region 104 B, and so as to expose the gate region 104 A within the first region A.
  • An etching process E 1 is then performed, to etch the insulating layer 102 which is disposed within the first region A and disposed on the two sides of the first channel structure 104 .
  • the insulating layer 102 which is not covered by the epitaxial layer 106 will be removed, so as to form two recesses R on two sides of the first channel structure 104 respectively.
  • the first etching process E 1 mentioned above such as a dry-etching process and/or a wet-etching process, in this embodiment, uses the dilute HF (DHF) to carry out the wet-etching process, but not limited thereto. Afterwards, the hard mask 108 is then removed, and a cleaning process can be selectively performed.
  • DHF dilute HF
  • an anneal process is performed on the epitaxial layer 106 and the first channel structure 104 , the temperature of the anneal process is about between 600-1100° C., and it can be carried out within an oxidation process.
  • the epitaxial layer 106 is a silicon germanium layer
  • the epitaxial layer 106 and the first channel structure 104 will be transformed into a first nanowire structure 110 , wherein the first nanowire structure 110 mainly consists of germanium, and an oxide layer 114 covers the outer surface of the first nanowire structure 110 .
  • the silicon atoms of the epitaxial layer 106 will contact the air and combining with the oxygen atoms, so as to form the oxide layer 114 . Therefore the rest of the germanium atoms will gather toward the center of the first nanowire structure 110 .
  • the germanium containing ratio in the center portion of the first nanowire structure 110 is higher than the germanium containing ratio in oxide layer 114 , and the first nanowire structure 110 preferably has a circular cross section when viewed in a cross section view.
  • the first channel structure 104 will be transformed into the first nanowire structure 110 directly. In other words, the silicon atoms in the first channel structure 104 will be partially consumed. More precisely, in this embodiment, within the first region A, two recesses R are disposed on two sides of the first channel structure 104 respectively. Therefore, the first channel structure 104 within the first region A has larger surface area that contacts surrounding atmosphere than the surface area within the second region B (please also refer to FIG. 2A ) . In this way, after the anneal process is performed, the first nanowire structure 110 within the first region A has larger diameter than the first nanowire structure 110 within the second region B.
  • FIG. 3 is the schematic diagram showing the nanowire FET structure having a plurality of nanowire structures.
  • the oxide layer 114 that surrounds the first nanowire structure 110 is removed through an etching process, and the first nanowire structure 110 is therefore supported by the supporting structure 105 that is disposed on two ends of the substrate 100 .
  • the first nanowire structure 110 can be supported by the remaining first channel structure 104 .
  • a gate dielectric layer 122 and the gate layer 124 are formed sequentially, to cross over the first nanowire structure 110 , and a dielectric layer 126 is entirely covered on the substrate 100 and on the first nanowire structure 110 .
  • a planarization process is then performed to remove the extra dielectric layer 126 , and a plurality of contact plugs 128 are formed within the gate region 104 A and within the S/D region 104 B (please also refer to FIG. 1 ), to electrically connect the first nanowire structure 110 , and complete the nanowire FET structure.
  • the manufacturing processes mentioned above are well known to those skilled in the art, and will not be described redundantly. Besides, the following paragraphs will show some nanowire structures according to other embodiments of the present invention, and they can be applied in the process mentioned here too.
  • the diameter of the nanowire structure including the center part of the nanowire structure or the thickness of the oxide layer, will influence the threshold voltage (Vt) of a nanowire FET structure
  • Vt threshold voltage
  • FIG. 4 is a 3D diagram of the nanowire structure
  • FIGS. 5A-5B show the cross section diagrams of the gate region and of the S/D region respectively.
  • FIGS. 5A-5B show the cross section diagrams of the gate region and of the S/D region respectively.
  • the semiconductor structure includes a substrate 100 , an insulating layer 102 and a first channel structure 104 . Those elements are same as the elements in the first preferred embodiment.
  • the difference with the first preferred embodiment is that the hard mask 108 covers within the first region A (please also refer to the first region A and the second region B shown in the first preferred embodiment) in this embodiment, especially covers the gate region 104 A of the first channel structure 104 , and exposes the S/D region 104 B.
  • the hard mask 108 directly covers the center portion of the fin structure, and an etching process E 1 is then performed, so as to remove parts of the insulating layer 102 within the second region B, and to form two recesses R on two sides of the first channel structure 104 . Afterwards, the hard mask 108 is then removed, and a cleaning process can be selectively carried out. Next, an epitaxial layer 106 is then formed on the first channel structure 104 , since the recesses R are already formed within the second region B, so parts of the epitaxial layer 106 are formed in the recess R, and therefore the thickness of the epitaxial layer 106 within the second region B is thicker than the thickness of the epitaxial layer 106 within the first region A.
  • an anneal process is performed, to transform the epitaxial layer 106 and the first channel structure 104 into the first nanowire structure 110 . Since the epitaxial layer 106 within the second region B is thicker than the epitaxial layer 106 within the first region A, after the anneal process is performed, the nanowire structure 110 within the second region B has larger diameter than the nanowire structure 110 within the first region A.
  • a nanowire structure that has different diameters within different regions can be formed.
  • a nanowire FET structure based on the nanowire structure mentioned above will have different Vt values within the gate region and within the S/D region.
  • the epitaxial layer 106 is formed before the recess R is formed, but in the second preferred embodiment, the epitaxial layer 106 is formed after the recess R is formed, and both flows should be within the scope of the present invention.
  • another embodiment of the present invention provides a method for forming different nanowire structures with different diameters, and it will be detail described in the following paragraphs:
  • FIG. 6 is the schematic diagram showing a plurality of nanowire structures according to the third preferred embodiment of the present invention.
  • FIGS. 7-8 are cross section diagrams along the cross section line E-E′ of FIG. 6 .
  • the material properties of the second channel structure 204 are mostly the same as the material properties of the first channel structure 104 , but the width or the height of the second channel structure 204 may be the same as or different from the width or the height of the first channel structure 104 .
  • the first nanowire structure 110 includes the gate region 104 A and the S/D region 104 B
  • the second nanowire structure 210 also includes a gate region 204 A and at least one S/D region 204 B, the supporting structures 105 being disposed on two ends of the first channel structure 104 and the second channel structure 204 .
  • An epitaxial layer 106 covers the first channel structure 104 and on the second channel structure 204 .
  • the insulating layer is omitted in this embodiment, and not shown in figures.
  • a deposition process is performed, so as to form a material layer 120 on the epitaxial layer 106 which is disposed on the first channel structure 104 and on the second channel structure 204 , and the material layer 120 may include an oxide layer or an epitaxial layer.
  • a hard mask 130 is formed to cover the first channel structure 104 , and an etching process is performed, to remove the material layer 120 on the second channel structure 204 , and the hard mask 130 is then removed. Afterwards, an anneal process is performed.
  • the first channel structure 104 further comprises the material layer 120 disposed thereon before the anneal process is performed, after the anneal process, as shown in FIG. 8 , the first channel structure 104 is transformed into the first nanowire structure 110 and the oxide layer 114 , the second channel structure 204 is transformed into the second nanowire structure 210 and the oxide layer 214 , and the diameter of the first nanowire structure 110 is larger than the second nanowire structure 210 .
  • the third preferred embodiment can be combined with the first or the second preferred embodiments mentioned above. Therefore, except for that the first nanowire structure 110 and the second nanowire structure 210 have different diameters, each one nanowire structure have different diameters within the gate region and within the S/D region.
  • the gate region 104 A of the first nanowire structure 110 may have larger diameter than the gate region 204 A of the second nanowire structure 210 ; and the S/D region 104 B of the first nanowire structure 110 may have larger diameter than the S/D region 204 B of the second nanowire structure 210 .
  • the etching process is performed after the material layer 120 is formed on the first channel structure 104 and on the second channel structure 204 , so as to remove the material layer 120 which is disposed on the second channel structure 204 , but in another embodiment of the present invention, a hard mask can be formed to cover the second channel structure 204 , and the material layer 120 is then formed only on the first channel structure 104 through a deposition process, and this should also be within the scope of the present invention.
  • the present invention provides some methods for forming the nanowire structure, and the nanowire structure have different diameters within its gate region and within its S/D region, or in another case, to form different nanowire structures with different diameters. Since the diameter of the nanowire structure will influence the threshold voltage (Vt) of a nanowire FET structure, by using the method mentioned above, a nanowire structure that has different diameters within different regions (within the gate region and within the S/D region) can be formed, so as to increase the flexibility of the nanowire FET applications.
  • Vt threshold voltage

Abstract

The present invention provides a semiconductor structure, including a substrate, a first nanowire structure disposed on the substrate, and the first nanowire structure includes a gate region and a source/drain region The diameter of the first nanowire structure within the gate region is different from the diameter of the first nanowire structure within the source/drain region.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a nanowire structure, and in particular, to a nanowire structure which has different diameters within its gate region and within its source/drain (S/D) region.
  • 2. Description of the Prior Art
  • The fabrication of a nanowire field effect transistor (FET) with a gate dielectric and a gate conductor surrounding the nanowire channel (also known as a gate-all-around nanowire FET) includes suspension of the nanowires. Suspension of the nanowires allows for the gate conductor to cover all surfaces of the nanowires.
  • The fabrication of a gate-all-around nanowire FET typically includes the following steps: (1) Definition of the nanowires between source and drain regions by patterning a silicon-on-insulator (SOI) layer. (2) Suspension of the nanowires by isotropic etching that undercuts the insulator on which the nanowires are resting. This etching step also undercuts the insulator at the edge of the source and drain region. (3) A blanket and conformal deposition of the gate dielectric and the gate conductor. The gate dielectric and the gate conductor wraps around the suspended nanowires and fills the undercut at the edge of the source and drain regions. (4) Definition of the gate line which includes the etching of the gate line and removal of the gate dielectric and the gate conductor material from all regions outside the gate line, including gate material deposited in the cavities at the edge of the source and drain regions.
    • SUMMARY OF THE INVENTION
  • The present invention provides a semiconductor structure, comprising a substrate, a first nanowire structure disposed on the substrate, and the first nanowire structure includes a gate region and a source/drain region, wherein the diameter of the first nanowire structure within the gate region is different from the diameter of the first nanowire structure within the source/drain region.
  • The present invention further provides a method for forming a semiconductor structure, comprising: first, a substrate is provided, the substrate comprises an insulating layer and at least one first nano channel structure disposed thereon, a first region and a second region are defined on the substrate, next, a hard mask is formed within the first region, to cover the first nano channel structure and the insulating layer, afterwards, an etching process is performed, to remove parts of the insulating layer within the second region, an epitaxial process is performed, to form an epitaxial layer on the first nano channel structure, wherein the thickness of the epitaxial layer within the first region is different from the thickness of the epitaxial layer within the second region, and an anneal process is performed, to transform the first nano channel structure and the epitaxial layer into a first nanowire structure, wherein the diameter of the first nanowire structure within the first region is different from the diameter of the first nanowire structure within the second region.
  • In summary, the present invention provides methods for forming the nanowire structure, and the nanowire structure have different diameters within its gate region and within its S/D region, or in another case, to form different nanowire structures with different diameters. Since the diameter of the nanowire structure will influence the threshold voltage (Vt) of a nanowire filed effect transistor (FET) structure, by using the methods mentioned above, a nanowire structure that has different diameters within different regions (within the gate region and within the S/D region) can be formed, so as to increase the flexibility of the nanowire FET applications.
  • These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a top-view diagram of the nanowire structure.
  • FIG. 1A is a 3D diagram of the nanowire structure of the first preferred embodiment.
  • FIGS. 2A-2B show the cross section diagrams of the gate region and of the S/D region respectively.
  • FIG. 3 is the schematic diagram showing the nanowire FET structure having a plurality of nanowire structures.
  • FIG. 4 is a 3D diagram of the nanowire structure of the second preferred embodiment.
  • FIGS. 5A-5B show the cross section diagrams of the gate region and of the S/D region respectively.
  • FIG. 6 is the schematic diagram showing a plurality of nanowire structures according to the third preferred embodiment of the present invention.
  • FIGS. 7-8 are cross section diagrams along the cross section line E-E′ of FIG. 6.
    •  DETAILED DESCRIPTION
  • Please refer to FIG. 1, FIG. 1A, FIG. 2A-2B, which show the nanowire structure according to the first preferred embodiment of the present invention. FIG. 1 is a top-view diagram of the nanowire structure, FIG. 1A is a 3D diagram of the nanowire structure, and FIGS. 2A-2B show the cross section diagrams of the gate region and of the S/D region respectively. FIG. 2A includes two cross section structures, the left side structure is the cross section diagram along the cross section line C-C′ of FIG. 1A, and the right side structure is the cross section diagram along the cross section line D-D′ of FIG. 1A.
  • As shown in FIG. 1 and FIG. 1A, a substrate 100 is provided, the substrate 100 may include a semiconductor substrate such as a silicon substrate or a silicon-on-insulator (SOI) substrate. In this embodiment, the substrate 100 is a silicon substrate, but is not limited thereto. The substrate 100 comprises an insulating layer 102 and at least one first channel structure 104. In this embodiment, the insulating layer 102 such as a shallow trench isolation (STI), is preferably made of silicon oxide; and the material of the first channel structure 104 is same as the material of the substrate 100, such as silicon. In addition, in this embodiment, the first channel structure 104 and the substrate 100 are connected to each other. The first channel structure 104 such as a stripe-shaped structure or a fin shaped structure, but not limited thereto, and the first channel structure 104 will be transformed into a nanowire structure through an anneal process in the following processes, the gate and the source/drain (S/D) will also be formed and crossing over the nanowire structure. The manufacturing processes will be described more detail in the following paragraphs. Besides, if the substrate is an SOI substrate, the first channel structure 104 is preferably disposed on an insulating layer (not shown), and does not connect to the substrate. Furthermore, at least two supporting structure 105 may be disposed on two ends of the first channel structure 104, the material of the supporting structure 105 is same as the material of the first channel structure 104. To simplify the description, the supporting structure 105 is omitted and not shown in FIG. 1A.
  • Afterwards, an epitaxial layer 106 is then formed, to cover the first channel structure 104, wherein the epitaxial layer 106 may comprise silicon, silicon-germanium (SiGe), silicon phosphorus, silicon carbide or the combination thereof. Preferably, the epitaxial layer 106 is a silicon-germanium layer, which can be formed through a selective epitaxial process, due to the growth rate of the epitaxial layer being faster when growing along the specific crystal plane, so as shown in FIG. 1A or in FIG. 2A, the epitaxial layer 106 may have a polygonal cross section.
  • Next, please still refer to FIG. 1, FIG. 1A and FIG. 2A, in this embodiment, the substrate 100 comprises a first region A and a second region B defined thereon, a gate region 104A of the first channel structure 104 is disposed within the first region A, and at least one S/D region 104B of the first channel structure 104 is disposed within the second region B. In other words, the first channel structure 104 includes the gate region 104A and at least one S/D region 104B, disposed within the first region A and within the second region B respectively. In this embodiment, a hard mask 108 is formed within the second region B, such as a photoresist layer, to cover the S/D region 104B, and so as to expose the gate region 104A within the first region A. An etching process E1 is then performed, to etch the insulating layer 102 which is disposed within the first region A and disposed on the two sides of the first channel structure 104. As shown in FIG. 2A, within the first region A, the insulating layer 102 which is not covered by the epitaxial layer 106 will be removed, so as to form two recesses R on two sides of the first channel structure 104 respectively. The first etching process E1 mentioned above such as a dry-etching process and/or a wet-etching process, in this embodiment, uses the dilute HF (DHF) to carry out the wet-etching process, but not limited thereto. Afterwards, the hard mask 108 is then removed, and a cleaning process can be selectively performed.
  • Next, as shown in FIG. 2B, an anneal process is performed on the epitaxial layer 106 and the first channel structure 104, the temperature of the anneal process is about between 600-1100° C., and it can be carried out within an oxidation process. For example, if the epitaxial layer 106 is a silicon germanium layer, after the anneal process is performed, the epitaxial layer 106 and the first channel structure 104 will be transformed into a first nanowire structure 110, wherein the first nanowire structure 110 mainly consists of germanium, and an oxide layer 114 covers the outer surface of the first nanowire structure 110. It is noteworthy that after the anneal process, the silicon atoms of the epitaxial layer 106 will contact the air and combining with the oxygen atoms, so as to form the oxide layer 114. Therefore the rest of the germanium atoms will gather toward the center of the first nanowire structure 110. In this way, the germanium containing ratio in the center portion of the first nanowire structure 110 is higher than the germanium containing ratio in oxide layer 114, and the first nanowire structure 110 preferably has a circular cross section when viewed in a cross section view.
  • It is noteworthy that as shown in FIG. 2B, during the anneal process, parts of the first channel structure 104 will be transformed into the first nanowire structure 110 directly. In other words, the silicon atoms in the first channel structure 104 will be partially consumed. More precisely, in this embodiment, within the first region A, two recesses R are disposed on two sides of the first channel structure 104 respectively. Therefore, the first channel structure 104 within the first region A has larger surface area that contacts surrounding atmosphere than the surface area within the second region B (please also refer to FIG. 2A) . In this way, after the anneal process is performed, the first nanowire structure 110 within the first region A has larger diameter than the first nanowire structure 110 within the second region B.
  • Even though FIG. 1, FIG. 1A and FIGS. 2A-2B only show one nanowire structure as an example, the present invention is not limited thereto. In another embodiment, the substrate 100 may comprise a plurality of first nanowire structures 110 disposed thereon, and this should be included in the scope of the present invention. Please refer to FIG. 3. FIG. 3 is the schematic diagram showing the nanowire FET structure having a plurality of nanowire structures. After the anneal process mentioned above, the oxide layer 114 that surrounds the first nanowire structure 110 is removed through an etching process, and the first nanowire structure 110 is therefore supported by the supporting structure 105 that is disposed on two ends of the substrate 100. Or in another embodiment, the first nanowire structure 110 can be supported by the remaining first channel structure 104. Next, a gate dielectric layer 122 and the gate layer 124 are formed sequentially, to cross over the first nanowire structure 110, and a dielectric layer 126 is entirely covered on the substrate 100 and on the first nanowire structure 110. A planarization process is then performed to remove the extra dielectric layer 126, and a plurality of contact plugs 128 are formed within the gate region 104A and within the S/D region 104B (please also refer to FIG. 1), to electrically connect the first nanowire structure 110, and complete the nanowire FET structure. The manufacturing processes mentioned above are well known to those skilled in the art, and will not be described redundantly. Besides, the following paragraphs will show some nanowire structures according to other embodiments of the present invention, and they can be applied in the process mentioned here too.
  • Since the diameter of the nanowire structure, including the center part of the nanowire structure or the thickness of the oxide layer, will influence the threshold voltage (Vt) of a nanowire FET structure, by using the method mentioned above, a nanowire structure that has different diameters within different regions (within the gate region and within the S/D region) can be formed. And a nanowire FET structure based on the nanowire structure mentioned above will have different Vt values within the gate region and within the S/D region.
  • Please refer to FIG. 4, FIG. 5A-5B, which show the nanowire structure according to the second preferred embodiment of the present invention. FIG. 4 is a 3D diagram of the nanowire structure, and FIGS. 5A-5B show the cross section diagrams of the gate region and of the S/D region respectively. To simplify the description, the following description will detail the dissimilarities among the different embodiments and the identical features will not be redundantly described. In order to compare the differences between the embodiments easily, the identical components in each of the following embodiments are marked with identical symbols.
  • Please refer to FIG. 4 and FIG. 5A, similar to the first preferred embodiment mentioned above. The semiconductor structure includes a substrate 100, an insulating layer 102 and a first channel structure 104. Those elements are same as the elements in the first preferred embodiment. The difference with the first preferred embodiment is that the hard mask 108 covers within the first region A (please also refer to the first region A and the second region B shown in the first preferred embodiment) in this embodiment, especially covers the gate region 104A of the first channel structure 104, and exposes the S/D region 104B. In other words, the hard mask 108 directly covers the center portion of the fin structure, and an etching process E1 is then performed, so as to remove parts of the insulating layer 102 within the second region B, and to form two recesses R on two sides of the first channel structure 104. Afterwards, the hard mask 108 is then removed, and a cleaning process can be selectively carried out. Next, an epitaxial layer 106 is then formed on the first channel structure 104, since the recesses R are already formed within the second region B, so parts of the epitaxial layer 106 are formed in the recess R, and therefore the thickness of the epitaxial layer 106 within the second region B is thicker than the thickness of the epitaxial layer 106 within the first region A.
  • As shown in FIG. 5B, an anneal process is performed, to transform the epitaxial layer 106 and the first channel structure 104 into the first nanowire structure 110. Since the epitaxial layer 106 within the second region B is thicker than the epitaxial layer 106 within the first region A, after the anneal process is performed, the nanowire structure 110 within the second region B has larger diameter than the nanowire structure 110 within the first region A.
  • Similarly, by using the method mentioned above, a nanowire structure that has different diameters within different regions (within the gate region and within the S/D region) can be formed. Furthermore, a nanowire FET structure based on the nanowire structure mentioned above will have different Vt values within the gate region and within the S/D region.
  • In addition, in the first preferred embodiment, the epitaxial layer 106 is formed before the recess R is formed, but in the second preferred embodiment, the epitaxial layer 106 is formed after the recess R is formed, and both flows should be within the scope of the present invention.
  • In addition, if there is more than one channel structure disposed on the substrate, another embodiment of the present invention provides a method for forming different nanowire structures with different diameters, and it will be detail described in the following paragraphs:
  • FIG. 6 is the schematic diagram showing a plurality of nanowire structures according to the third preferred embodiment of the present invention. FIGS. 7-8 are cross section diagrams along the cross section line E-E′ of FIG. 6. As shown in FIG. 6, except for the first channel structure 104, at least one second channel structure 204 is further disposed on the substrate 100, wherein the material properties of the second channel structure 204 are mostly the same as the material properties of the first channel structure 104, but the width or the height of the second channel structure 204 may be the same as or different from the width or the height of the first channel structure 104. The first nanowire structure 110 includes the gate region 104A and the S/D region 104B, and the second nanowire structure 210 also includes a gate region 204A and at least one S/D region 204B, the supporting structures 105 being disposed on two ends of the first channel structure 104 and the second channel structure 204. An epitaxial layer 106 covers the first channel structure 104 and on the second channel structure 204. To simplify the description, the insulating layer is omitted in this embodiment, and not shown in figures. Next, a deposition process is performed, so as to form a material layer 120 on the epitaxial layer 106 which is disposed on the first channel structure 104 and on the second channel structure 204, and the material layer 120 may include an oxide layer or an epitaxial layer. As shown in FIGS. 6-7, a hard mask 130 is formed to cover the first channel structure 104, and an etching process is performed, to remove the material layer 120 on the second channel structure 204, and the hard mask 130 is then removed. Afterwards, an anneal process is performed.
  • Since the first channel structure 104 further comprises the material layer 120 disposed thereon before the anneal process is performed, after the anneal process, as shown in FIG. 8, the first channel structure 104 is transformed into the first nanowire structure 110 and the oxide layer 114, the second channel structure 204 is transformed into the second nanowire structure 210 and the oxide layer 214, and the diameter of the first nanowire structure 110 is larger than the second nanowire structure 210.
  • The third preferred embodiment can be combined with the first or the second preferred embodiments mentioned above. Therefore, except for that the first nanowire structure 110 and the second nanowire structure 210 have different diameters, each one nanowire structure have different diameters within the gate region and within the S/D region. For example, the gate region 104A of the first nanowire structure 110 may have larger diameter than the gate region 204A of the second nanowire structure 210; and the S/D region 104B of the first nanowire structure 110 may have larger diameter than the S/D region 204B of the second nanowire structure 210.
  • In the third embodiment mentioned above, the etching process is performed after the material layer 120 is formed on the first channel structure 104 and on the second channel structure 204, so as to remove the material layer 120 which is disposed on the second channel structure 204, but in another embodiment of the present invention, a hard mask can be formed to cover the second channel structure 204, and the material layer 120 is then formed only on the first channel structure 104 through a deposition process, and this should also be within the scope of the present invention.
  • In summary, the present invention provides some methods for forming the nanowire structure, and the nanowire structure have different diameters within its gate region and within its S/D region, or in another case, to form different nanowire structures with different diameters. Since the diameter of the nanowire structure will influence the threshold voltage (Vt) of a nanowire FET structure, by using the method mentioned above, a nanowire structure that has different diameters within different regions (within the gate region and within the S/D region) can be formed, so as to increase the flexibility of the nanowire FET applications.
  • Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.

Claims (16)

What is claimed is:
1. A semiconductor structure, comprising:
a substrate; and
a first nanowire structure disposed on the substrate, the first nanowire structure including a gate region and at least one source/drain (S/D) region, wherein the diameter within the gate region of the first nanowire structure is different from the diameter within the S/D region of the first nanowire structure.
2. The semiconductor structure of claim 1, wherein the diameter within the gate region of the first nanowire structure is larger than the diameter within the S/D region of the first nanowire structure.
3. The semiconductor structure of claim 1, wherein the diameter within the gate region of the first nanowire structure is smaller than the diameter within the S/D region of the first nanowire structure.
4. The semiconductor structure of claim 1, further comprising a second nanowire structure disposed on the substrate, wherein the second nanowire structure includes a gate region and at least one S/D region.
5. The semiconductor structure of claim 4, wherein the diameter within the gate region of the second nanowire structure is different from the diameter within the gate region of the first nanowire structure.
6. The semiconductor structure of claim 4, wherein the diameter within the S/D region of the second nanowire structure is different from the diameter within the S/D region of the first nanowire structure.
7. A method for forming a semiconductor structure, comprising:
providing a substrate, the substrate comprising an insulating layer and at least one first nano channel structure disposed thereon, a first region and a second region being defined on the substrate;
forming a hard mask within the first region, to cover the first nano channel structure and the insulating layer;
performing an etching process, to remove parts of the insulating layer within the second region;
performing an epitaxial process, to form an epitaxial layer on the first nano channel structure, wherein the thickness of the epitaxial layer within the first region is different from the thickness of the epitaxial layer within the second region; and
performing an anneal process, to transform the first nano channel structure and the epitaxial layer into a first nanowire structure, wherein the diameter of the first nanowire structure within the first region is different from the diameter of the first nanowire structure within the second region.
8. The method of claim 7, wherein a gate region of the first nanowire structure is disposed within the first region, and a source/drain (S/D) region of the first nanowire structure is disposed within the second region.
9. The method of claim 7, wherein a source/drain (S/D) region of the first nanowire structure is disposed within the first region, and a gate region of the first nanowire structure is disposed within the second region.
10. The method of claim 7, wherein the epitaxial layer comprises a silicon germanium layer.
11. The method of claim 7, further comprising forming a second nanowire structure on the substrate, wherein the second nanowire structure comprises a gate region and at least one S/D region.
12. The method of claim 11, wherein the diameter of the second nanowire structure within its gate region is different from the diameter of the first nanowire structure within its gate region.
13. The method of claim 11, wherein the diameter of the second nanowire structure within its S/D region is different from the diameter of the first nanowire structure within its S/D region.
14. The method of claim 11, wherein the method for forming the second nanowire structure comprising:
forming a second nano channel structure on the substrate;
forming an oxide layer to cover the first nano channel structure, but not covering the second nano channel structure; and
performing an anneal process, to transform the second nano channel structure into the second nanowire structure.
15. The method of claim 7, wherein the etching process is performed before the epitaxial process is performed.
16. The method of claim 7, wherein the etching process is performed after the epitaxial process is performed.
US14/663,464 2015-02-06 2015-03-20 Semiconductor structure with nanowire structures and manufacturing method thereof Abandoned US20160233301A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/356,671 US9875937B2 (en) 2015-02-06 2016-11-21 Method for forming semiconductor structure with nanowire structures

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201510063099.4A CN105990413B (en) 2015-02-06 2015-02-06 Semiconductor structure with nanowire structure and manufacturing method
CN201510063099.4 2015-02-06

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US15/356,671 Division US9875937B2 (en) 2015-02-06 2016-11-21 Method for forming semiconductor structure with nanowire structures

Publications (1)

Publication Number Publication Date
US20160233301A1 true US20160233301A1 (en) 2016-08-11

Family

ID=56567080

Family Applications (2)

Application Number Title Priority Date Filing Date
US14/663,464 Abandoned US20160233301A1 (en) 2015-02-06 2015-03-20 Semiconductor structure with nanowire structures and manufacturing method thereof
US15/356,671 Active US9875937B2 (en) 2015-02-06 2016-11-21 Method for forming semiconductor structure with nanowire structures

Family Applications After (1)

Application Number Title Priority Date Filing Date
US15/356,671 Active US9875937B2 (en) 2015-02-06 2016-11-21 Method for forming semiconductor structure with nanowire structures

Country Status (2)

Country Link
US (2) US20160233301A1 (en)
CN (1) CN105990413B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6897098B2 (en) * 2003-07-28 2005-05-24 Intel Corporation Method of fabricating an ultra-narrow channel semiconductor device
US7838368B2 (en) * 2004-07-16 2010-11-23 Nxp B.V. Nanoscale fet
US20140210013A1 (en) * 2013-01-25 2014-07-31 Sang-Su Kim Semiconductor devices having a nanowire channel structure

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7727830B2 (en) * 2007-12-31 2010-06-01 Intel Corporation Fabrication of germanium nanowire transistors
US7884004B2 (en) * 2009-02-04 2011-02-08 International Business Machines Corporation Maskless process for suspending and thinning nanowires
US8420455B2 (en) 2010-05-12 2013-04-16 International Business Machines Corporation Generation of multiple diameter nanowire field effect transistors
DE112011106004B4 (en) * 2011-12-23 2017-07-13 Intel Corporation Semiconductor structure and method of fabricating a CMOS nanowire semiconductor structure
KR102002380B1 (en) * 2012-10-10 2019-07-23 삼성전자 주식회사 Semiconductor device and fabricated method thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6897098B2 (en) * 2003-07-28 2005-05-24 Intel Corporation Method of fabricating an ultra-narrow channel semiconductor device
US7838368B2 (en) * 2004-07-16 2010-11-23 Nxp B.V. Nanoscale fet
US20140210013A1 (en) * 2013-01-25 2014-07-31 Sang-Su Kim Semiconductor devices having a nanowire channel structure

Also Published As

Publication number Publication date
CN105990413A (en) 2016-10-05
US9875937B2 (en) 2018-01-23
CN105990413B (en) 2020-11-17
US20170069540A1 (en) 2017-03-09

Similar Documents

Publication Publication Date Title
US10170375B2 (en) FinFET devices with unique fin shape and the fabrication thereof
US9614058B2 (en) Methods of forming low defect replacement fins for a FinFET semiconductor device and the resulting devices
KR101496519B1 (en) Dummy FinFET Structure and Method of Making Same
US8679902B1 (en) Stacked nanowire field effect transistor
US8941156B2 (en) Self-aligned dielectric isolation for FinFET devices
US8673718B2 (en) Methods of forming FinFET devices with alternative channel materials
US9306019B2 (en) Integrated circuits with nanowires and methods of manufacturing the same
US9461174B2 (en) Method for the formation of silicon and silicon-germanium fin structures for FinFET devices
CN112530943A (en) Semiconductor device and method for manufacturing the same
US20130200483A1 (en) Fin structure and method of forming the same
TW201505181A (en) FinFET device and method for manufacturing the same
CN106024882B (en) Dual width fin field effect transistor
US20130015534A1 (en) Three dimensional fet devices having different device widths
US10468412B2 (en) Formation of a semiconductor device with selective nitride grown on conductor
US9634125B2 (en) Fin field effect transistor device and fabrication method thereof
US8927406B2 (en) Dual damascene metal gate
US20160049467A1 (en) Fin field effect transistor device and fabrication method thereof
US20170179275A1 (en) Fin-type semiconductor structure and method for forming the same
CN106486372B (en) Semiconductor element and manufacturing method thereof
US9875937B2 (en) Method for forming semiconductor structure with nanowire structures
US9698218B2 (en) Method for forming semiconductor structure
US20160233303A1 (en) Semiconductor structure and manufacturing methods thereof
WO2015008548A1 (en) Method for manufacturing semiconductor device
JP6064665B2 (en) Semiconductor device and manufacturing method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: UNITED MICROELECTRONICS CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIOU, EN-CHIUAN;TUNG, YU-CHENG;YANG, CHIH-WEI;SIGNING DATES FROM 20150302 TO 20150310;REEL/FRAME:035212/0103

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION