US20160225675A1 - Method of multi-wf for multi-vt and thin sidewall deposition by implantation for gate-last planar cmos and finfet technology - Google Patents
Method of multi-wf for multi-vt and thin sidewall deposition by implantation for gate-last planar cmos and finfet technology Download PDFInfo
- Publication number
- US20160225675A1 US20160225675A1 US14/611,769 US201514611769A US2016225675A1 US 20160225675 A1 US20160225675 A1 US 20160225675A1 US 201514611769 A US201514611769 A US 201514611769A US 2016225675 A1 US2016225675 A1 US 2016225675A1
- Authority
- US
- United States
- Prior art keywords
- rmg
- layer
- pfet
- nfet
- trench
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 37
- 238000002513 implantation Methods 0.000 title claims description 5
- 230000008021 deposition Effects 0.000 title description 7
- 229910052782 aluminium Inorganic materials 0.000 claims abstract description 38
- 239000007943 implant Substances 0.000 claims abstract description 27
- 229910052799 carbon Inorganic materials 0.000 claims abstract description 21
- 229910052721 tungsten Inorganic materials 0.000 claims abstract description 19
- 238000000137 annealing Methods 0.000 claims abstract description 14
- 239000010936 titanium Substances 0.000 claims description 82
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 37
- MTPVUVINMAGMJL-UHFFFAOYSA-N trimethyl(1,1,2,2,2-pentafluoroethyl)silane Chemical compound C[Si](C)(C)C(F)(F)C(F)(F)F MTPVUVINMAGMJL-UHFFFAOYSA-N 0.000 claims description 26
- OQPDWFJSZHWILH-UHFFFAOYSA-N [Al].[Al].[Al].[Ti] Chemical compound [Al].[Al].[Al].[Ti] OQPDWFJSZHWILH-UHFFFAOYSA-N 0.000 claims description 25
- 229910021324 titanium aluminide Inorganic materials 0.000 claims description 25
- 238000005530 etching Methods 0.000 claims description 18
- 239000000463 material Substances 0.000 claims description 15
- 229910052751 metal Inorganic materials 0.000 claims description 12
- 239000002184 metal Substances 0.000 claims description 12
- 238000000151 deposition Methods 0.000 claims description 10
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 5
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 5
- 239000010937 tungsten Substances 0.000 claims description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 4
- 230000005669 field effect Effects 0.000 claims description 4
- 229910052710 silicon Inorganic materials 0.000 claims description 4
- 239000010703 silicon Substances 0.000 claims description 4
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 3
- 229910001873 dinitrogen Inorganic materials 0.000 claims description 3
- 229910052719 titanium Inorganic materials 0.000 claims description 3
- UQZIWOQVLUASCR-UHFFFAOYSA-N alumane;titanium Chemical compound [AlH3].[Ti] UQZIWOQVLUASCR-UHFFFAOYSA-N 0.000 claims 1
- 229910010038 TiAl Inorganic materials 0.000 abstract 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 abstract 1
- 239000010410 layer Substances 0.000 description 96
- 230000000873 masking effect Effects 0.000 description 6
- 238000012986 modification Methods 0.000 description 6
- 230000004048 modification Effects 0.000 description 6
- 230000000694 effects Effects 0.000 description 4
- 229910021417 amorphous silicon Inorganic materials 0.000 description 3
- 239000007772 electrode material Substances 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 238000013459 approach Methods 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 239000004615 ingredient Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 230000006855 networking Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823821—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28088—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being a composite, e.g. TiN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28185—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation with a treatment, e.g. annealing, after the formation of the gate insulator and before the formation of the definitive gate conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28568—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising transition metals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3215—Doping the layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
- H01L21/845—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body including field-effect transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0922—Combination of complementary transistors having a different structure, e.g. stacked CMOS, high-voltage and low-voltage CMOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0924—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
- H01L27/1211—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI combined with field-effect transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4966—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
Definitions
- the present disclosure relates to the manufacture of semiconductor devices with fin-type metal oxide semiconductor field effect transistors (FinFETs) and the front end of line (FEOL) process flow based on high-k metal gate (HKMG) structure.
- FinFETs fin-type metal oxide semiconductor field effect transistors
- FEOL front end of line
- HKMG high-k metal gate
- RMG Replacement Metal Gate
- CMOS complementary metal-oxide semiconductor
- WF work-function
- Vt multi-threshold voltage
- a known approach includes implanting species of fluorine (F) or Aluminum (Al) into the metal electrode material of a HKMG structure and followed by annealing to tune the Vt of FinFETs selectively.
- WF material e.g., titanium nitride (TiN) for p-type FinFET (pFET), and titanium aluminide (TiAl) or titanium carbide (TiC) for n-type FinFET (nFET) in HKMG flow selectively.
- TiN titanium nitride
- TiAl titanium aluminide
- TiC titanium carbide
- yield is degraded significantly.
- deposition of WF material on the sidewall of an RMG can lead to gap-fill difficulty by the electrode material, e.g., Al or tungsten (W), and, therefore, serious scalability issues.
- An aspect of the present disclosure is a process of forming TiN and TiAl or TiC WF layers in RMG by vertically implanting nitrogen gas (N 2 ) and Al or carbon (C), respectively, into titanium (Ti) layers, and forming multi-tapered fins in order to achieve multiple Vt values of FinFETs in a chip.
- Another aspect of the present disclosure is device including multi-tapered fins with RMG having TiN WF for pFET and TiAl or TiC WF layers for nFET deposited or formed.
- some technical effects may be achieved in part by a method including: forming a Si fin; forming a nFET RMG trench and a pFET RMG trench, each over and perpendicular to the Si fin, the nFET and pFET RMG trenches being laterally separated; forming a first Ti layer in the nFET and pFET RMG trenches; implanting N 2 in the first Ti layer vertically at a 0° implant angle in the pFET RMG trench selectively ; annealing the N 2 implanted first Ti layer to form a TiN layer at a bottom of the pFET RMG trench; stripping un-reacted Ti of the first Ti layer; forming a second Ti layer in the nFET and pFET RMG trenches; implanting Al or C in the second Ti layer vertically at a 0° implant angle; annealing the Al or C implanted second Ti layer to form TiAl or TiC at a bottom
- aspects of the present disclosure include etching a profile of the active top portion to modify the profile toward more vertical or more tapered by higher direct current (DC) bias or lower DC bias, respectively, wherein the Si fin has an active top portion.
- Other aspects include etching the profile selectively to form multiple levels of sidewall verticality.
- Further aspects include implanting N 2 in the first Ti layer in the nFET RMG trench concurrently with the pFET RMG trench and annealing the N 2 implanted first Ti layer in the nFET RMG and pFET RMG trenches to form TiN at the bottom of the pFET RMG and nFET RMG trenches.
- Additional aspects include removing the unreacted Ti from sidewalls of the nFET and pFET RMG trenches, and removing TiN from the bottom of the nFET RMG trench selectively prior to forming the second Ti layer.
- Another aspect includes forming the first Ti layer to a thickness of 30 angstrom (A) to 40 ⁇ .
- Other aspects include annealing the N 2 implanted and ⁇ l or C implanted Ti layers at 400° C. to 900° C. or as a flash/laser anneal. Further aspects include forming the TiN layer to a thickness of 40 ⁇ to 60 ⁇ .
- Additional aspects include removing unreacted portions of the first Ti layer from side surfaces of the pFET and nFET RMG trenches after annealing the N 2 implanted first Ti layer and prior to forming the second Ti layer.
- Another aspect includes forming the TiAl or TiC layers to a thickness of 40 ⁇ to 120 ⁇ .
- Another aspect of the present disclosure is a device including: a Si fin; a nFET RMG trench over and perpendicular to the Si fin; a pFET RMG trench over and perpendicular to the Si fin, the nFET and pFET RMGs laterally separated; a pFET work function material at a bottom of the pFET trench; and an nFET work function material at a bottom of the nFET trench and over the pFET work function material in the pFET trench; and W or Al filling a remainder of the nFET and pFET trenches.
- aspects of the device include the Si fin sidewalls being formed of multiple levels of verticality.
- Other aspects include the nFET work function material being formed of a layer of TiAl or TiC at a bottom of the nFET RMG under a layer of Al or W, the layer of Al or W filling the nFET RMG.
- Further aspects include the TiAl or TiC layers being formed to a thickness of 40 ⁇ to 120 ⁇ .
- Additional aspects include the pFET work function material being formed of a layer of TiN at a bottom of the pFET RMG under a layer of Al or W, the layer of Al or W filling the nFET RMG.
- Another aspect includes the TiN layer in the pFET RMG trench being formed to a thickness of 40 ⁇ to 60 ⁇ .
- Another aspect of the present disclosure is a method including: forming a Si fin, the Si fin having an active top portion; etching a profile of the Si fin selectively to form multiple levels of verticality; forming a nFET RMG trench and a pFET RMG, the nFET and pFET RMG trenches laterally separated; forming a high-k dielectric layer at a bottom of the nFET and pFET RMG trenches; depositing a first Ti layer to a thickness of 30 ⁇ to 40 ⁇ over the high-k dielectric layer in the nFET and pFET RMG trenches; implanting N 2 at least in the first Ti layer of the pFET vertically at a 0° implant angle selectively; performing a first rapid thermal anneal (RTA) after the N 2 implant to form a TiN layer at least in the pFET RMG trench; removing unreacted Ti from both the nFET and pFET RMG trenches and
- FIGS. 1A through 1D schematically illustrate a process flow for forming a FinFET fin with tapered sidewalls for Vt tuning and multi-Vt schemes
- FIGS. 2, 3A, 4A, and 5 through 8 schematically illustrate an RMG process flow for both an nFET and a pFET, in accordance with an exemplary embodiment
- FIGS. 2, 3B, 4B, and 5 through 8 schematically illustrate another RMG process flow for both an nFET and a pFET, in accordance with another exemplary embodiment
- FIGS. 9A and 9B schematically illustrate a process flow for p-WF formation by ALD deposition of TiN/Ti followed by N 2 implantation, in accordance with an exemplary embodiment.
- the present disclosure addresses and solves the current problems of complicated process of patterning, multiple WF deposition selectively, metal electrode material gap-fill, etching limitations, and yield degradation attendant upon implementing a multi-WF scheme for multi-Vt for n/p FinFETs.
- Methodology in accordance with embodiments of the present disclosure includes forming a Si fin.
- a nFET RMG trench and a pFET RMG trench are each formed over and perpendicular to the Si fin, the nFET and pFET RMG trenches being laterally separated.
- a first Ti layer is formed in the nFET and pFET RMG trenches.
- the first Ti layer in the pFET RMG trench is implanted with N 2 vertically at a 0° implant angle selectively.
- the N 2 implanted first Ti layer is annealed to form a TiN layer at a bottom of the pFET RMG trench. Un-reacted Ti of the first Ti layer is stripped.
- a second Ti layer is formed in the nFET and pFET RMG trenches.
- Al or C is implanted in the second Ti layer vertically at a 0° implant angle.
- the Al or C implanted second Ti layer is annealed to form TiAl or TiC at a bottom of the nFET and pFET RMG trenches, respectively.
- the nFET and pFET RMG trenches are filled with Al or W.
- FIGS. 1A through 1D schematically illustrate a process flow for forming a FinFET fin with tapered sidewalls for Vt tuning and multi-Vt schemes.
- a Si fin 101 is formed, e.g., by etching.
- a hard mask 103 is then formed on a top surface of the Si fin 101 , e.g., by multi-layer deposition, patterning, and etching.
- an oxide layer 105 e.g., a shallow trench isolation (STI) layer, is deposited on opposite sides of the Si fin 101 .
- the Si fin 101 is then implanted, e.g., by a punch-through-stop (PTS) vertical implant.
- PTS punch-through-stop
- the oxide layer 105 may then be recessed, e.g., 20 nm to 60 nm, to reveal the active Si fin 101 , as depicted in FIG. 1B .
- the active Si fin 101 may already have some tapering, i.e., the lower portion of the active Si fin 101 is wider than the upper portion of the active Si fin 101 .
- the sidewalls of the active Si fin 101 may then be modified, e.g., by plasma Si etching with a higher or lower DC bias, as depicted in FIG. 1C .
- the Si etching may be performed at a DC bias of 0.5-5 kilovolts (kV) with a higher DC bias for more vertical etching, i.e., making the sidewalls less tapered.
- the modification of the sidewalls may be performed selectively by masking steps to form fins with multiple levels of verticality (not shown for illustrative convenience) or less tapering.
- multi-Vt may result from the width of fin as well as the WF formation by vertical implant over the sloped fins. Further, the multi-Vt scheme can be applicable to both n-type and p-type FinFETs.
- the sidewalls of the active Si fin 101 may also be modified, e.g., by plasma Si etching, to be more tapered by adding lateral etching, as depicted in FIG. 1D .
- the Si etching may be performed with a pressure range of 10 milliTorr (mTorr) to 10 Torr, with higher operating pressure used for more lateral etching and, therefore, achieving a more tapered slope.
- the modification of the active Si fin 101 to increase sidewall tapering may also be performed selectively by masking steps to form fins with multiple levels for a multi-Vt scheme.
- the steps of recessing the oxide 105 in FIG. 1B and plasma etching of the active Si fin 101 in FIGS. 1C or 1D may be combined by tuning selectivity. Thereafter, the hard mask 103 is removed (not shown for illustrative convenience).
- FIGS. 2 through 8 are cross-sectional views of RMG across an nFET and a pFET (parallel to the fin) schematically illustrating an RMG process flow.
- a nFET RMG trench 201 and a pFET RMG trench 203 are formed in an interlayer dielectric (ILD) 206 over and perpendicular to the Si fin 202 .
- An interfacial layer (IL) 205 e.g.
- an oxide layer, a high-k dielectric layer 207 , and a TiN capping layer 209 are sequentially deposited, e.g., by ALD, in the nFET RMG trench 201 and the pFET RMG trench 203 .
- the TiN layer 209 may be formed, for example, to a thickness of 15 ⁇ for capping the high-k dielectric layer 207 .
- An amorphous silicon (a-Si) deposition, annealing, and a-Si removal are performed for purpose of improving reliability of the high-k dielectric layer 207 .
- a TaN capping layer 211 may be formed, for example, to a thickness of 10 ⁇ to 15 ⁇ . Note that the FinFET's source/drain regions 213 and a STI region 215 have been formed previously by conventional methods.
- a Ti layer 301 is deposited in the nFET RMG trench 201 and the pFET RMG trench 203 concurrently.
- the Ti layer 301 may be formed, for example, to a thickness of 30 ⁇ to 40 ⁇ by plasma vapor deposition (PVD).
- PVD plasma vapor deposition
- N 2 is blanket implanted concurrently in the nFET RMG trench 201 and the pFET RMG trench 203 vertically (referred to as a 0° implant angle) as shown by the arrows 303 .
- the N 2 may be implanted, for example, at an energy of 0.2 kiloelectron-volt (Key) to 1 Key and at a dose of 1 ⁇ 10 15 to 1 ⁇ 10 17 per cm 2 .
- Key 0.2 kiloelectron-volt
- the N 2 implanted Ti layer 301 is then annealed, e.g., by RTA, to form a TiN layer 401 at the bottom of the nFET RMG trench 201 and the pFET RMG trench 203 .
- the RTA may be performed at a temperature of 400° C. to 900° C. depending on the dwell time or as a flash/laser anneal.
- the amount of N 2 implanted into the Ti layer 301 over the sidewall of fins increases slightly proportional to the taperness of the fin sidewall, i.e. a more tapered sidewall receives more N 2 implant dose, and in turn, the TiN is more N 2 -rich and toward slightly larger WF.
- any unreacted portions of the Ti layer 301 are removed, e.g., by wet etching, from the side surfaces of the nFET RMG trench 201 and the pFET RMG trench 203 .
- the TiN layer 401 in the nFET RMG trench 201 is etched selectively, e.g., by litho/masking steps to open the nFET RMG trench 201 , the result of which is depicted in FIG. 4A .
- the N 2 may be alternatively implanted vertically at a 0° implant angle to the pFET RMG trench 203 selectively, e.g., by litho/masking steps opening pFET area, as shown by the arrows 321 .
- the dosage and energy of the N 2 implant of FIG. 3B may be the same as the N 2 implant of FIG. 3A .
- the N 2 implanted Ti layer 301 is then annealed, e.g., by RTA, to form a TiN layer 421 at the bottom of the pFET RMG trench 203 , as depicted in FIG. 4 B. Similar to FIG. 4A , any unreacted portions of the Ti layer 301 are removed, e.g., by wet etching, from the side surfaces of the nFET RMG trench 201 and the pFET RMG trench 203 . However, because the N 2 implant of FIG.
- FIGS. 4A and 4B are practically the same structure.
- a Ti layer 501 is deposited in the nFET RMG trench 201 and over the TiN layer 401 / 421 in the pFET RMG trench 203 , as depicted in FIG. 5 .
- the Ti layer 501 is implanted with either Al or C vertically at a 0° implant angle as shown by the arrows 601 .
- the Al or C may be blanket implanted with a dose of 1 ⁇ 10 15 to 1 ⁇ 10 17 per cm 2 to achieve 7 to 50 atomic percent (at. %) in resulting TiAl or TiC, which is formed, e.g., to a thickness of 60 ⁇ to 120 ⁇ .
- the Al or C implanted Ti layer 501 is annealed, for example, by RTA at a temperature of 400° C. to 900° C. depending on the dwell time or flash/laser anneal to form a TiAl or TiC layer 701 , respectively on the bottom of the nFET and pFET RMG trenches 201 and 203 , respectively, as depicted in FIG. 7 .
- the TiAl or TiC layer 701 may be formed, for example, to a thickness of 60 ⁇ to 120 ⁇ as a n-WF.
- the p-WF for the pFET RMG trench 203 is determined by the TiN layer 401 / 421 as it is nearest to the high-k dielectric 207 .
- the amount of Al or C implanted into the Ti layer 301 over the sidewall of fins increases slightly proportional to the taperness of the fin sidewall, i.e., a more tapered sidewall receives more Al or C implant dose; and in turn, the TiAl or TiC is more Al-rich or C-rich and toward slightly smaller work-function on the more tapered fin sidewall.
- the difference in WF will result in nFET Vt difference and, therefore, the taperness of fin sidewalls can result in different nFET Vt.
- the nFET RMG trench 201 and the pFET RMG 203 are filled with an Al or W layer 801 and then planarized, e.g., by CMP, as depicted in FIG. 8 .
- CMP chemical vapor deposition
- the Al or W layer 801 may be formed to a thickness of 1000 ⁇ to 2000 ⁇ by PVD or chemical vapor deposition (CVD), respectively.
- FIGS. 9A and 9B are cross sectional views across the RMGs (perpendicular to a fin). Adverting to FIG. 9A , Si fins 901 and 903 are formed in a STI layer 905 .
- Si fin 901 represents a Si fin with an active portion having a standard vertical profile and Si fin 903 represents a Si fin with an active portion having a more tapered profile. Similar to FIG. 9A
- an IL layer 907 , a high-k dielectric layer 909 , and a TiN/TaN capping layer 911 are each deposited, e.g., by ALD, over the fins 901 and 903 and the STI layer 905 .
- a Ti layer 913 is deposited over the TiN/TaN layer 911 .
- N 2 is then blanket implanted in the Ti layer 913 vertically at a 0 ° implant angle as shown by the arrows 915 .
- the N 2 implanted Ti layer 913 is annealed to form a N 2 rich TiN layer 917 , as depicted in FIG. 9B .
- the un-reacted Ti (not shown for illustrative purposes) is then stripped.
- a vertical N 2 (or Al or C) implant into Ti results in a fraction, i.e., a factor of cos ( ⁇ ), of the total implant dose of the actually implanted amount into the Ti.
- ⁇ denotes the taper angle, the angle between the sidewall to Si substrate surface.
- the total amount of N 2 implanted into Ti depends on the taper angle of the tapered sidewall profile. Truly vertical sidewalls will get a zero dose.
- the WF of TiN depends on the amount of N 2 implant dose in Ti; and a thicker (thinner) layer of TiN (or TiAl or TiC) leads toward larger WF, i.e., more p-type metal, or smaller WF, i.e., more n-type metal, respectively.
- Vt can be adjusted accordingly by the different WF relative to the effective N 2 dose into the fin, e.g., Dose ⁇ cos ( ⁇ q).
- the TiAl (or TiC) WF layer for n-type FinFet can be formed by implanting Al (or C) vertically into Ti, and the TiAl (or TiC) WF depends on the level of the fin's taper.
- the WF can be adjusted by the fin sidewall taperness; a new scheme for tuning WF to achieve multi-Vt of FinFETs.
- the embodiments of the present disclosure can achieve several technical effects including tuning the WF by modifying the taperness of the fin sidewall so that the amount or dose of N 2 or Al or C implanted into the WF layer determines the WF.
- the multi-tapered profile leads to multi-WF and in turn multi-Vt for n/p FinFETs.
- the WF layers are formed bottom-up in RMG trenches and, therefore, there is a minimum deposition of WF material on the sidewall of the RMG leading to stronger scalability for future FinFET technology. Because multiple WF material layers are deposited selectively, the present disclosure is much simpler than conventional multi-WF schemes. Further, the present disclosure can be implemented for FinFETs on bulk or SOI.
- Embodiments of the present disclosure enjoy utility in various industrial applications as, for example, microprocessors, smart phones, mobile phones, cellular handsets, set-top boxes, DVD recorders and players, automotive navigation, printers and peripherals, networking and telecom equipment, gaming systems, and digital cameras.
- the present disclosure therefore has industrial applicability in the 20 nm technology node and beyond.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Composite Materials (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
Description
- The present disclosure relates to the manufacture of semiconductor devices with fin-type metal oxide semiconductor field effect transistors (FinFETs) and the front end of line (FEOL) process flow based on high-k metal gate (HKMG) structure. The disclosure is particularly applicable to the 20 nanometer (nm) technology node and beyond.
- The integration scheme of Replacement Metal Gate (RMG) with high-k gate dielectric or “gate-last” flow for complementary metal-oxide semiconductor (CMOS) technology is dominating at the 20 nm node and beyond for both planar CMOS and FinFET. Multiple work-function (WF) metals are typically used for implementing the scheme of multi-threshold voltage (Vt) transistors in CMOS logic circuits. The Vt of a transistor may be tuned through implantation into metal gate in order to tune its WF selectively (using litho/mask steps). A known approach includes implanting species of fluorine (F) or Aluminum (Al) into the metal electrode material of a HKMG structure and followed by annealing to tune the Vt of FinFETs selectively. Another known approach includes selectively varying the thickness of WF material, e.g., titanium nitride (TiN) for p-type FinFET (pFET), and titanium aluminide (TiAl) or titanium carbide (TiC) for n-type FinFET (nFET) in HKMG flow selectively. However, the process for a multi-WF scheme is very challenging due to complicated patterning processes (using extra litho/masking steps), WF metal fill and strip/etching limitations, etc. and, therefore, yield is degraded significantly. In addition, deposition of WF material on the sidewall of an RMG can lead to gap-fill difficulty by the electrode material, e.g., Al or tungsten (W), and, therefore, serious scalability issues.
- A need therefore exists for methodology enabling a simpler multi-WF scheme for RMG CMOS, and the resulting device.
- An aspect of the present disclosure is a process of forming TiN and TiAl or TiC WF layers in RMG by vertically implanting nitrogen gas (N2) and Al or carbon (C), respectively, into titanium (Ti) layers, and forming multi-tapered fins in order to achieve multiple Vt values of FinFETs in a chip.
- Another aspect of the present disclosure is device including multi-tapered fins with RMG having TiN WF for pFET and TiAl or TiC WF layers for nFET deposited or formed.
- Additional aspects and other features of the present disclosure will be set forth in the description which follows and in part will be apparent to those having ordinary skill in the art upon examination of the following or may be learned from the practice of the present disclosure. The advantages of the present disclosure may be realized and obtained as particularly pointed out in the appended claims.
- According to the present disclosure, some technical effects may be achieved in part by a method including: forming a Si fin; forming a nFET RMG trench and a pFET RMG trench, each over and perpendicular to the Si fin, the nFET and pFET RMG trenches being laterally separated; forming a first Ti layer in the nFET and pFET RMG trenches; implanting N2 in the first Ti layer vertically at a 0° implant angle in the pFET RMG trench selectively ; annealing the N2 implanted first Ti layer to form a TiN layer at a bottom of the pFET RMG trench; stripping un-reacted Ti of the first Ti layer; forming a second Ti layer in the nFET and pFET RMG trenches; implanting Al or C in the second Ti layer vertically at a 0° implant angle; annealing the Al or C implanted second Ti layer to form TiAl or TiC at a bottom of the nFET and pFET RMG trenches, respectively; and filling the nFET and pFET RMG trenches with Al or W.
- Aspects of the present disclosure include etching a profile of the active top portion to modify the profile toward more vertical or more tapered by higher direct current (DC) bias or lower DC bias, respectively, wherein the Si fin has an active top portion. Other aspects include etching the profile selectively to form multiple levels of sidewall verticality. Further aspects include implanting N2 in the first Ti layer in the nFET RMG trench concurrently with the pFET RMG trench and annealing the N2 implanted first Ti layer in the nFET RMG and pFET RMG trenches to form TiN at the bottom of the pFET RMG and nFET RMG trenches. Additional aspects include removing the unreacted Ti from sidewalls of the nFET and pFET RMG trenches, and removing TiN from the bottom of the nFET RMG trench selectively prior to forming the second Ti layer. Another aspect includes forming the first Ti layer to a thickness of 30 angstrom (A) to 40 Å. Other aspects include annealing the N2 implanted and Ål or C implanted Ti layers at 400° C. to 900° C. or as a flash/laser anneal. Further aspects include forming the TiN layer to a thickness of 40 Å to 60 Å. Additional aspects include removing unreacted portions of the first Ti layer from side surfaces of the pFET and nFET RMG trenches after annealing the N2 implanted first Ti layer and prior to forming the second Ti layer. Another aspect includes forming the TiAl or TiC layers to a thickness of 40 Å to 120 Å.
- Another aspect of the present disclosure is a device including: a Si fin; a nFET RMG trench over and perpendicular to the Si fin; a pFET RMG trench over and perpendicular to the Si fin, the nFET and pFET RMGs laterally separated; a pFET work function material at a bottom of the pFET trench; and an nFET work function material at a bottom of the nFET trench and over the pFET work function material in the pFET trench; and W or Al filling a remainder of the nFET and pFET trenches.
- Aspects of the device include the Si fin sidewalls being formed of multiple levels of verticality. Other aspects include the nFET work function material being formed of a layer of TiAl or TiC at a bottom of the nFET RMG under a layer of Al or W, the layer of Al or W filling the nFET RMG. Further aspects include the TiAl or TiC layers being formed to a thickness of 40 Å to 120 Å. Additional aspects include the pFET work function material being formed of a layer of TiN at a bottom of the pFET RMG under a layer of Al or W, the layer of Al or W filling the nFET RMG. Another aspect includes the TiN layer in the pFET RMG trench being formed to a thickness of 40 Å to 60 Å.
- Another aspect of the present disclosure is a method including: forming a Si fin, the Si fin having an active top portion; etching a profile of the Si fin selectively to form multiple levels of verticality; forming a nFET RMG trench and a pFET RMG, the nFET and pFET RMG trenches laterally separated; forming a high-k dielectric layer at a bottom of the nFET and pFET RMG trenches; depositing a first Ti layer to a thickness of 30 Å to 40 Å over the high-k dielectric layer in the nFET and pFET RMG trenches; implanting N2 at least in the first Ti layer of the pFET vertically at a 0° implant angle selectively; performing a first rapid thermal anneal (RTA) after the N2 implant to form a TiN layer at least in the pFET RMG trench; removing unreacted Ti from both the nFET and pFET RMG trenches and any TiN formed in the nFET RMG trench selectively; depositing a second Ti layer in the pFET and nFET RMG trenches; implanting Al or C in the second Ti layer vertically at a 0° implant angle; performing a second RTA after the Al or C implantation to form TiAl or TiC at the bottom of the nFET and pFET RMG trenches, respectively; and filling the nFET and pFET RMG trenches with a Al or W.
- Additional aspects and technical effects of the present disclosure will become readily apparent to those skilled in the art from the following detailed description wherein embodiments of the present disclosure are described simply by way of illustration of the best mode contemplated to carry out the present disclosure. As will be realized, the present disclosure is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, all without departing from the present disclosure. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.
- The present disclosure is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawing and in which like reference numerals refer to similar elements and in which:
-
FIGS. 1A through 1D schematically illustrate a process flow for forming a FinFET fin with tapered sidewalls for Vt tuning and multi-Vt schemes; -
FIGS. 2, 3A, 4A, and 5 through 8 schematically illustrate an RMG process flow for both an nFET and a pFET, in accordance with an exemplary embodiment; -
FIGS. 2, 3B, 4B, and 5 through 8 schematically illustrate another RMG process flow for both an nFET and a pFET, in accordance with another exemplary embodiment; and -
FIGS. 9A and 9B schematically illustrate a process flow for p-WF formation by ALD deposition of TiN/Ti followed by N2 implantation, in accordance with an exemplary embodiment. - In the following description, for the purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of exemplary embodiments. It should be apparent, however, that exemplary embodiments may be practiced without these specific details or with an equivalent arrangement. In other instances, well-known structures and devices are shown in block diagram form in order to avoid unnecessarily obscuring exemplary embodiments. In addition, unless otherwise indicated, all numbers expressing quantities, ratios, and numerical properties of ingredients, reaction conditions, and so forth used in the specification and claims are to be understood as being modified in all instances by the term “about.”
- The present disclosure addresses and solves the current problems of complicated process of patterning, multiple WF deposition selectively, metal electrode material gap-fill, etching limitations, and yield degradation attendant upon implementing a multi-WF scheme for multi-Vt for n/p FinFETs.
- Methodology in accordance with embodiments of the present disclosure includes forming a Si fin. A nFET RMG trench and a pFET RMG trench are each formed over and perpendicular to the Si fin, the nFET and pFET RMG trenches being laterally separated. A first Ti layer is formed in the nFET and pFET RMG trenches. The first Ti layer in the pFET RMG trench is implanted with N2 vertically at a 0° implant angle selectively. The N2 implanted first Ti layer is annealed to form a TiN layer at a bottom of the pFET RMG trench. Un-reacted Ti of the first Ti layer is stripped. A second Ti layer is formed in the nFET and pFET RMG trenches. Al or C is implanted in the second Ti layer vertically at a 0° implant angle. The Al or C implanted second Ti layer is annealed to form TiAl or TiC at a bottom of the nFET and pFET RMG trenches, respectively. The nFET and pFET RMG trenches are filled with Al or W.
- Still other aspects, features, and technical effects will be readily apparent to those skilled in this art from the following detailed description, wherein preferred embodiments are shown and described, simply by way of illustration of the best mode contemplated. The disclosure is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.
-
FIGS. 1A through 1D schematically illustrate a process flow for forming a FinFET fin with tapered sidewalls for Vt tuning and multi-Vt schemes. Adverting toFIG. 1A , aSi fin 101 is formed, e.g., by etching. Ahard mask 103 is then formed on a top surface of theSi fin 101, e.g., by multi-layer deposition, patterning, and etching. Next, anoxide layer 105, e.g., a shallow trench isolation (STI) layer, is deposited on opposite sides of theSi fin 101. TheSi fin 101 is then implanted, e.g., by a punch-through-stop (PTS) vertical implant. Theoxide layer 105 may then be recessed, e.g., 20 nm to 60 nm, to reveal theactive Si fin 101, as depicted inFIG. 1B . After theoxide layer 105 is recessed, theactive Si fin 101 may already have some tapering, i.e., the lower portion of theactive Si fin 101 is wider than the upper portion of theactive Si fin 101. The sidewalls of theactive Si fin 101 may then be modified, e.g., by plasma Si etching with a higher or lower DC bias, as depicted inFIG. 1C . For example, the Si etching may be performed at a DC bias of 0.5-5 kilovolts (kV) with a higher DC bias for more vertical etching, i.e., making the sidewalls less tapered. In addition, the modification of the sidewalls may be performed selectively by masking steps to form fins with multiple levels of verticality (not shown for illustrative convenience) or less tapering. In particular, when theactive Si fin 101 is formed with multiple groups of tapered sidewalls selectively, e.g., with extra masking and Si etching steps, multi-Vt may result from the width of fin as well as the WF formation by vertical implant over the sloped fins. Further, the multi-Vt scheme can be applicable to both n-type and p-type FinFETs. - The sidewalls of the
active Si fin 101 may also be modified, e.g., by plasma Si etching, to be more tapered by adding lateral etching, as depicted inFIG. 1D . For example, the Si etching may be performed with a pressure range of 10 milliTorr (mTorr) to 10 Torr, with higher operating pressure used for more lateral etching and, therefore, achieving a more tapered slope. The modification of theactive Si fin 101 to increase sidewall tapering may also be performed selectively by masking steps to form fins with multiple levels for a multi-Vt scheme. Alternatively, the steps of recessing theoxide 105 inFIG. 1B and plasma etching of theactive Si fin 101 inFIGS. 1C or 1D may be combined by tuning selectivity. Thereafter, thehard mask 103 is removed (not shown for illustrative convenience). -
FIGS. 2 through 8 are cross-sectional views of RMG across an nFET and a pFET (parallel to the fin) schematically illustrating an RMG process flow. Adverting toFIG. 2 , after theSi fin 202 is formed in asilicon substrate 204 by the process flow ofFIGS. 1A through 1D , anFET RMG trench 201 and apFET RMG trench 203 are formed in an interlayer dielectric (ILD) 206 over and perpendicular to theSi fin 202. An interfacial layer (IL) 205, e.g. an oxide layer, a high-k dielectric layer 207, and aTiN capping layer 209 are sequentially deposited, e.g., by ALD, in thenFET RMG trench 201 and thepFET RMG trench 203. TheTiN layer 209 may be formed, for example, to a thickness of 15 Å for capping the high-k dielectric layer 207. An amorphous silicon (a-Si) deposition, annealing, and a-Si removal (all not shown for illustrative convenience) are performed for purpose of improving reliability of the high-k dielectric layer 207. Next, aTaN capping layer 211 may be formed, for example, to a thickness of 10 Å to 15 Å. Note that the FinFET's source/drain regions 213 and aSTI region 215 have been formed previously by conventional methods. - Adverting to
FIG. 3A , aTi layer 301 is deposited in thenFET RMG trench 201 and thepFET RMG trench 203 concurrently. TheTi layer 301 may be formed, for example, to a thickness of 30 Å to 40 Å by plasma vapor deposition (PVD). Next, N2 is blanket implanted concurrently in thenFET RMG trench 201 and thepFET RMG trench 203 vertically (referred to as a 0° implant angle) as shown by thearrows 303. The N2 may be implanted, for example, at an energy of 0.2 kiloelectron-volt (Key) to 1 Key and at a dose of 1×1015 to 1×1017 per cm2. The N2 implantedTi layer 301 is then annealed, e.g., by RTA, to form aTiN layer 401 at the bottom of thenFET RMG trench 201 and thepFET RMG trench 203. The RTA may be performed at a temperature of 400° C. to 900° C. depending on the dwell time or as a flash/laser anneal. Note that the amount of N2 implanted into theTi layer 301 over the sidewall of fins (not shown for illustrative convenience) increases slightly proportional to the taperness of the fin sidewall, i.e. a more tapered sidewall receives more N2 implant dose, and in turn, the TiN is more N2-rich and toward slightly larger WF. The difference in WF will result in pFET Vt difference and, therefore, the taperness of fin sidewalls can result in different pFET Vt. Thereafter, any unreacted portions of theTi layer 301 are removed, e.g., by wet etching, from the side surfaces of thenFET RMG trench 201 and thepFET RMG trench 203. Next, theTiN layer 401 in thenFET RMG trench 201 is etched selectively, e.g., by litho/masking steps to open thenFET RMG trench 201, the result of which is depicted inFIG. 4A . - Adverting to
FIG. 3B , after theTi layer 301 is deposited in thenFET RMG trench 201 and thepFET RMG trench 203, the N2 may be alternatively implanted vertically at a 0° implant angle to thepFET RMG trench 203 selectively, e.g., by litho/masking steps opening pFET area, as shown by thearrows 321. The dosage and energy of the N2 implant ofFIG. 3B may be the same as the N2 implant ofFIG. 3A . Similarly, the N2 implantedTi layer 301 is then annealed, e.g., by RTA, to form aTiN layer 421 at the bottom of thepFET RMG trench 203, as depicted in FIG. 4B. Similar toFIG. 4A , any unreacted portions of theTi layer 301 are removed, e.g., by wet etching, from the side surfaces of thenFET RMG trench 201 and thepFET RMG trench 203. However, because the N2 implant ofFIG. 3B is selective, theTiN layer 421 is not formed in the bottom ofnFET RMG trench 201, and theun-reacted Ti 301 on the bottom ofnFET RMG trench 201 is also removed as illustrated inFIG. 4B . Note thatFIGS. 4A and 4B are practically the same structure. - A
Ti layer 501 is deposited in thenFET RMG trench 201 and over theTiN layer 401/421 in thepFET RMG trench 203, as depicted inFIG. 5 . Adverting toFIG. 6 , theTi layer 501 is implanted with either Al or C vertically at a 0° implant angle as shown by thearrows 601. The Al or C may be blanket implanted with a dose of 1×1015 to 1×1017 per cm2 to achieve 7 to 50 atomic percent (at. %) in resulting TiAl or TiC, which is formed, e.g., to a thickness of 60 Å to 120 Å. Thereafter, the Al or C implantedTi layer 501 is annealed, for example, by RTA at a temperature of 400° C. to 900° C. depending on the dwell time or flash/laser anneal to form a TiAl or TiC layer 701, respectively on the bottom of the nFET andpFET RMG trenches FIG. 7 . The TiAl or TiC layer 701 may be formed, for example, to a thickness of 60 Å to 120 Å as a n-WF. The p-WF for thepFET RMG trench 203 is determined by theTiN layer 401/421 as it is nearest to the high-k dielectric 207. Similarly, the amount of Al or C implanted into theTi layer 301 over the sidewall of fins (not shown for illustrative convenience) increases slightly proportional to the taperness of the fin sidewall, i.e., a more tapered sidewall receives more Al or C implant dose; and in turn, the TiAl or TiC is more Al-rich or C-rich and toward slightly smaller work-function on the more tapered fin sidewall. The difference in WF will result in nFET Vt difference and, therefore, the taperness of fin sidewalls can result in different nFET Vt. - The
nFET RMG trench 201 and thepFET RMG 203 are filled with an Al orW layer 801 and then planarized, e.g., by CMP, as depicted inFIG. 8 . Note that the materials deposited on top ofILD 206 are now removed by CMP as shownFIG. 8 , but not shown inFIGS. 3 through 7 for simplicity and so as not to obscure the illustration. The Al orW layer 801 may be formed to a thickness of 1000 Å to 2000 Å by PVD or chemical vapor deposition (CVD), respectively. Because theTi layer 501 is already on the sidewalls of thenFET RMG trench 201 and thepFET RMG trench 203, there is no need for forming an additional TiN/Ti layer before the Al PVD as in conventional flow. Thereafter, conventional FinFET processing steps proceed. -
FIGS. 9A and 9B are cross sectional views across the RMGs (perpendicular to a fin). Adverting toFIG. 9A ,Si fins STI layer 905.Si fin 901 represents a Si fin with an active portion having a standard vertical profile andSi fin 903 represents a Si fin with an active portion having a more tapered profile. Similar toFIG. 2 , once the nFET RMG trench and the pFET RMG trench (both not shown for illustrative convenience) are opened, anIL layer 907, a high-k dielectric layer 909, and a TiN/TaN capping layer 911 are each deposited, e.g., by ALD, over thefins STI layer 905. Next, aTi layer 913 is deposited over the TiN/TaN layer 911. N2 is then blanket implanted in theTi layer 913 vertically at a 0° implant angle as shown by thearrows 915. Thereafter, the N2 implantedTi layer 913 is annealed to form a N2rich TiN layer 917, as depicted inFIG. 9B . The un-reacted Ti (not shown for illustrative purposes) is then stripped. - A vertical N2 (or Al or C) implant into Ti (with tapered fin) results in a fraction, i.e., a factor of cos (θ), of the total implant dose of the actually implanted amount into the Ti. The θ denotes the taper angle, the angle between the sidewall to Si substrate surface. Thus, the total amount of N2 implanted into Ti depends on the taper angle of the tapered sidewall profile. Truly vertical sidewalls will get a zero dose. Thus, the WF of TiN depends on the amount of N2 implant dose in Ti; and a thicker (thinner) layer of TiN (or TiAl or TiC) leads toward larger WF, i.e., more p-type metal, or smaller WF, i.e., more n-type metal, respectively. In turn, Vt can be adjusted accordingly by the different WF relative to the effective N2 dose into the fin, e.g., Dose×cos (θ q). Similarly, the TiAl (or TiC) WF layer for n-type FinFet can be formed by implanting Al (or C) vertically into Ti, and the TiAl (or TiC) WF depends on the level of the fin's taper. In short, by using the method of implanting N2, Al, or C into Ti, the WF can be adjusted by the fin sidewall taperness; a new scheme for tuning WF to achieve multi-Vt of FinFETs.
- The embodiments of the present disclosure can achieve several technical effects including tuning the WF by modifying the taperness of the fin sidewall so that the amount or dose of N2 or Al or C implanted into the WF layer determines the WF. The multi-tapered profile leads to multi-WF and in turn multi-Vt for n/p FinFETs. In addition, the WF layers are formed bottom-up in RMG trenches and, therefore, there is a minimum deposition of WF material on the sidewall of the RMG leading to stronger scalability for future FinFET technology. Because multiple WF material layers are deposited selectively, the present disclosure is much simpler than conventional multi-WF schemes. Further, the present disclosure can be implemented for FinFETs on bulk or SOI. Embodiments of the present disclosure enjoy utility in various industrial applications as, for example, microprocessors, smart phones, mobile phones, cellular handsets, set-top boxes, DVD recorders and players, automotive navigation, printers and peripherals, networking and telecom equipment, gaming systems, and digital cameras. The present disclosure therefore has industrial applicability in the 20 nm technology node and beyond.
- In the preceding description, the disclosed process is described with reference to specifically exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the present disclosure, as set forth in the claims. The specification and drawings are, accordingly, to be regarded as illustrative and not as restrictive. It is understood that the present disclosure is capable of using various other combinations and embodiments and is capable of any changes or modifications within the scope of the inventive concept as expressed herein.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/611,769 US9418899B1 (en) | 2015-02-02 | 2015-02-02 | Method of multi-WF for multi-Vt and thin sidewall deposition by implantation for gate-last planar CMOS and FinFET technology |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/611,769 US9418899B1 (en) | 2015-02-02 | 2015-02-02 | Method of multi-WF for multi-Vt and thin sidewall deposition by implantation for gate-last planar CMOS and FinFET technology |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160225675A1 true US20160225675A1 (en) | 2016-08-04 |
US9418899B1 US9418899B1 (en) | 2016-08-16 |
Family
ID=56553301
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/611,769 Expired - Fee Related US9418899B1 (en) | 2015-02-02 | 2015-02-02 | Method of multi-WF for multi-Vt and thin sidewall deposition by implantation for gate-last planar CMOS and FinFET technology |
Country Status (1)
Country | Link |
---|---|
US (1) | US9418899B1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170207338A1 (en) * | 2016-01-15 | 2017-07-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin-type field effect transistor structure and manufacturing method thereof |
CN107968054A (en) * | 2016-10-19 | 2018-04-27 | 台湾积体电路制造股份有限公司 | The forming method of semiconductor structure |
CN108231897A (en) * | 2016-12-15 | 2018-06-29 | 台湾积体电路制造股份有限公司 | The forming method of semiconductor device |
CN108807535A (en) * | 2017-05-05 | 2018-11-13 | 中芯国际集成电路制造(上海)有限公司 | Fin formula field effect transistor and forming method thereof |
US20180358453A1 (en) * | 2017-06-13 | 2018-12-13 | United Microelectronics Corp. | Tunneling field effect transistor |
US10297603B2 (en) | 2016-02-04 | 2019-05-21 | Semiconductor Manufacturing International (Shanghai) Corporation | Static random access memory and fabrication method thereof |
TWI672841B (en) * | 2016-11-23 | 2019-09-21 | 美商超捷公司 | Method of forming resistive random access memory (rram) cells |
US10529850B2 (en) * | 2018-04-18 | 2020-01-07 | International Business Machines Corporation | Vertical field-effect transistor including a fin having sidewalls with a tapered bottom profile |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11088258B2 (en) | 2017-11-16 | 2021-08-10 | Samsung Electronics Co., Ltd. | Method of forming multiple-Vt FETs for CMOS circuit applications |
US10770353B2 (en) | 2017-11-16 | 2020-09-08 | Samsung Electronics Co., Ltd. | Method of forming multi-threshold voltage devices using dipole-high dielectric constant combinations and devices so formed |
KR102418061B1 (en) | 2018-01-09 | 2022-07-06 | 삼성전자주식회사 | Semiconductor device |
US11562910B2 (en) * | 2021-03-19 | 2023-01-24 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure and method for forming thereof |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7994051B2 (en) | 2008-10-17 | 2011-08-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Implantation method for reducing threshold voltage for high-K metal gate device |
CN103779413B (en) * | 2012-10-19 | 2016-09-07 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor devices and manufacture method thereof |
US8951884B1 (en) * | 2013-11-14 | 2015-02-10 | United Microelectronics Corp. | Method for forming a FinFET structure |
KR102178827B1 (en) * | 2014-02-13 | 2020-11-13 | 삼성전자 주식회사 | MOSFET(Metal-Oxide Semiconductor Field Effect Transistor), method for fabricating the same and semiconductor apparatus comprising the same |
-
2015
- 2015-02-02 US US14/611,769 patent/US9418899B1/en not_active Expired - Fee Related
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9899526B2 (en) * | 2016-01-15 | 2018-02-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin-type field effect transistor structure and manufacturing method thereof |
US20170207338A1 (en) * | 2016-01-15 | 2017-07-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin-type field effect transistor structure and manufacturing method thereof |
US10332892B2 (en) * | 2016-02-04 | 2019-06-25 | Semiconductor Manufacturing International (Shanghai) Corporation | Static random access memory and fabrication method thereof |
US10297603B2 (en) | 2016-02-04 | 2019-05-21 | Semiconductor Manufacturing International (Shanghai) Corporation | Static random access memory and fabrication method thereof |
CN107968054A (en) * | 2016-10-19 | 2018-04-27 | 台湾积体电路制造股份有限公司 | The forming method of semiconductor structure |
US11437484B2 (en) | 2016-10-19 | 2022-09-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gate structure and method of forming the same |
TWI672841B (en) * | 2016-11-23 | 2019-09-21 | 美商超捷公司 | Method of forming resistive random access memory (rram) cells |
TWI748016B (en) * | 2016-12-15 | 2021-12-01 | 台灣積體電路製造股份有限公司 | Semiconductor device and method for manufacturing the same |
US10804161B2 (en) * | 2016-12-15 | 2020-10-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | CMOS FinFET structures including work-function materials having different proportions of crystalline orientations and methods of forming the same |
CN108231897A (en) * | 2016-12-15 | 2018-06-29 | 台湾积体电路制造股份有限公司 | The forming method of semiconductor device |
US11682589B2 (en) * | 2016-12-15 | 2023-06-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | CMOS finFET structures including work-function materials having different proportions of crystalline orientations and methods of forming the same |
US11961768B2 (en) | 2016-12-15 | 2024-04-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | CMOS FinFET structures including work-function materials having different proportions of crystalline orientations and methods of forming the same |
CN108807535A (en) * | 2017-05-05 | 2018-11-13 | 中芯国际集成电路制造(上海)有限公司 | Fin formula field effect transistor and forming method thereof |
US20180358453A1 (en) * | 2017-06-13 | 2018-12-13 | United Microelectronics Corp. | Tunneling field effect transistor |
US10529850B2 (en) * | 2018-04-18 | 2020-01-07 | International Business Machines Corporation | Vertical field-effect transistor including a fin having sidewalls with a tapered bottom profile |
US10985273B2 (en) | 2018-04-18 | 2021-04-20 | International Business Machines Corporation | Vertical field-effect transistor including a fin having sidewalls with a tapered bottom profile |
Also Published As
Publication number | Publication date |
---|---|
US9418899B1 (en) | 2016-08-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9418899B1 (en) | Method of multi-WF for multi-Vt and thin sidewall deposition by implantation for gate-last planar CMOS and FinFET technology | |
US10686049B2 (en) | Gate structure and method of fabricating the same | |
US9425280B2 (en) | Semiconductor device with low-K spacers | |
US9455344B2 (en) | Integrated circuit metal gate structure having tapered profile | |
US7939392B2 (en) | Method for gate height control in a gate last process | |
US9972694B2 (en) | Atomic layer deposition methods and structures thereof | |
US8871625B2 (en) | Spacer structure of a field effect transistor with an oxygen-containing layer between two oxygen-sealing layers | |
US8119473B2 (en) | High temperature anneal for aluminum surface protection | |
US11804402B2 (en) | FinFET structure with controlled air gaps | |
CN103022126B (en) | There is the semiconductor device of the strained-channel of being induced by high k guard metal layer | |
US9515188B2 (en) | Fin field effect transistors having conformal oxide layers and methods of forming same | |
US20130299922A1 (en) | Integrated circuit and method for fabricating the same having a replacement gate structure | |
US10276574B2 (en) | Semiconductor device and manufacturing method thereof | |
KR101419122B1 (en) | Method of semiconductor integrated circuit fabrication | |
US9443771B1 (en) | Methods to thin down RMG sidewall layers for scalability of gate-last planar CMOS and FinFET technology | |
US10756199B2 (en) | Fin field effect transistors having conformal oxide layers and methods of forming same | |
US9252157B2 (en) | Method to form group III-V and Si/Ge FINFET on insulator and integrated circuit fabricated using the method | |
US10109492B2 (en) | Method of forming a high quality interfacial layer for a semiconductor device by performing a low temperature ALD process | |
US20140175553A1 (en) | Mos semiconductor device and method of manufacturing the same | |
CN220963349U (en) | Semiconductor device with a semiconductor device having a plurality of semiconductor chips | |
TWI798543B (en) | Semiconductor device and method for manufacturing the same | |
US20240186401A1 (en) | Replacement Metal Gate Integration for Gate All Around Transistors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHEN, YAN PING;CHI, MIN-HWA;WU, XUSHENG;AND OTHERS;SIGNING DATES FROM 20150120 TO 20150121;REEL/FRAME:034867/0600 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: ALSEPHINA INNOVATIONS INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049669/0749 Effective date: 20181126 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20200816 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |