US20160190071A1 - Integrated circuit bonding with interposer die - Google Patents
Integrated circuit bonding with interposer die Download PDFInfo
- Publication number
- US20160190071A1 US20160190071A1 US14/585,323 US201414585323A US2016190071A1 US 20160190071 A1 US20160190071 A1 US 20160190071A1 US 201414585323 A US201414585323 A US 201414585323A US 2016190071 A1 US2016190071 A1 US 2016190071A1
- Authority
- US
- United States
- Prior art keywords
- interposer
- solder balls
- integrated circuit
- jig
- warpage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K1/00—Soldering, e.g. brazing, or unsoldering
- B23K1/0008—Soldering, e.g. brazing, or unsoldering specially adapted for particular articles or work
- B23K1/0016—Brazing of electronic components
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K20/00—Non-electric welding by applying impact or other pressure, with or without the application of heat, e.g. cladding or plating
- B23K20/02—Non-electric welding by applying impact or other pressure, with or without the application of heat, e.g. cladding or plating by means of a press ; Diffusion bonding
- B23K20/023—Thermo-compression bonding
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K20/00—Non-electric welding by applying impact or other pressure, with or without the application of heat, e.g. cladding or plating
- B23K20/02—Non-electric welding by applying impact or other pressure, with or without the application of heat, e.g. cladding or plating by means of a press ; Diffusion bonding
- B23K20/023—Thermo-compression bonding
- B23K20/026—Thermo-compression bonding with diffusion of soldering material
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K3/00—Tools, devices, or special appurtenances for soldering, e.g. brazing, or unsoldering, not specially adapted for particular methods
- B23K3/06—Solder feeding devices; Solder melting pans
- B23K3/0607—Solder feeding devices
- B23K3/0623—Solder feeding devices for shaped solder piece feeding, e.g. preforms, bumps, balls, pellets, droplets
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/75—Apparatus for connecting with bump connectors or layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B25—HAND TOOLS; PORTABLE POWER-DRIVEN TOOLS; MANIPULATORS
- B25B—TOOLS OR BENCH DEVICES NOT OTHERWISE PROVIDED FOR, FOR FASTENING, CONNECTING, DISENGAGING OR HOLDING
- B25B11/00—Work holders not covered by any preceding group in the subclass, e.g. magnetic work holders, vacuum work holders
- B25B11/005—Vacuum work holders
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/757—Means for aligning
- H01L2224/75743—Suction holding means
- H01L2224/75744—Suction holding means in the lower part of the bonding apparatus, e.g. in the apparatus chuck
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/81201—Compression bonding
- H01L2224/81203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/8121—Applying energy for connecting using a reflow oven
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/8182—Diffusion bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
- H01L2224/8382—Diffusion bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
Definitions
- the present invention relates generally to the field of integrated circuits, and more particularly to packaging of integrated circuits.
- a three-dimensional (3D) integrated circuit is a chip or combination of chips in which two or more layers of active electronic components are integrated both vertically and horizontally into a single circuit.
- 3D packaging saves space by stacking separate chips in a single package.
- a multi-chip module (MCM) is a specialized electronic package where multiple integrated circuits (ICs), semiconductor dies or other discrete components are packaged onto a unifying substrate, facilitating their use as a single component.
- the MCM itself will often be referred to as a “chip” in designs, thus illustrating its integrated nature.
- This packaging known as System in Package (SiP) or Chip Stack MCM, does not integrate the chips into a single circuit. Instead, the chips in the package communicate using off-chip signaling, much as if they were mounted in separate packages on a normal circuit board.
- a SiP is a number of integrated circuits enclosed in a single module (package).
- the SiP performs all or most of the functions of an electronic system, and are typically used inside a, for example, mobile phone, digital music player, etc.
- Dies containing integrated circuits may be stacked vertically on a substrate. In some cases, they are internally connected by fine wires that are bonded to the package. Alternatively, with a flip chip technology, solder bumps are used to join stacked chips together.
- SiP dies can be stacked vertically or tiled horizontally, unlike slightly less dense multi-chip modules, which place dies horizontally on a carrier.
- SiP connects the dies with standard off-chip wire bonds or solder bumps, unlike slightly denser three-dimensional integrated circuits which connect stacked silicon dies with conductors running through the die.
- Many different 3-D packaging techniques have been developed for stacking many more-or-less standard chip dies into a compact area.
- An example SiP can contain several chips (such as a specialized processor, DRAM, flash memory) combined with passive components, for example resistors and capacitors, which are mounted on the same substrate. This means that a complete functional unit can be built in a multi-chip package, so that few external components need to be added to make it work. This is particularly valuable in space-constrained environments as it reduces the complexity of the package substrate and overall design.
- Embodiments of the present invention provide a method of bonding components.
- a first embodiment of the method includes: applying both heat and pressure to a stack of components that includes an interposer with a degree of warpage that is reduced; reducing the distance between the interposer and a first component of the stack of the components until a spacer prevents further reduction of the distance between the interposer and the first component; and cooling the stack of components while the pressure is maintained such that the degree of warpage of the interposer remains reduced. Warpage may result, for example, from metal loading differences between the two sides of a given component.
- a second embodiment of the method includes: applying both heat and pressure to a stack of components that includes an interposer with a degree of warpage that is reduced, an integrated circuit, and an organic laminate, wherein the interposer is between the integrated circuit and the organic laminate; reducing the distance between the interposer and the organic laminate until a spacer prevents further reduction of the distance between the interposer and the organic laminate; and cooling the stack of components while pressure is maintained on the stack of components such that the degree of warpage of the interposer remains reduced.
- a third embodiment of the method includes: applying both heat and pressure to a stack of components that includes an interposer with a degree of warpage that is reduced, an integrated circuit that includes a plurality of quantities of solder that are diffusion bonded to the interposer, and a package substrate that is in contact with a plurality of quantities of solder of the interposer, wherein the interposer is between the integrated circuit and the package substrate, and wherein applying both heat and pressure to the stack of components causes a reflow of one or more quantities of solder of the integrated circuit and one or more quantities of solder of the interposer; reducing the distance between the interposer and the package substrate until a spacer prevents further reduction of the distance between the interposer and the package substrate when the spacer comes into contact with the interposer; and cooling the stack of components while pressure is maintained on the stack of components such that the degree of warpage of the interposer remains reduced.
- FIG. 1A illustrates a bonding process that bonds an interposer to a package substrate.
- FIG. 1B illustrates a step in a bonding process to bond a top die to an interposer.
- FIG. 1C illustrates broken connections between the top die and the interposer of FIG. 1B .
- FIG. 2 illustrates a flow diagram illustrating the formation and breakage of various bonds between the top die, the interposer, and the package substrate of FIG. 1C .
- FIG. 3 illustrates a method for bonding a top die to an interposer and, the interposer to a package substrate while minimizing bond breakage therebetween, in accordance with an embodiment of the present invention.
- FIG. 4A is an enlarged view of the compression process of FIG. 3 , in accordance with an embodiment of the present invention.
- FIG. 4B shows an enlarged view of a semiconductor structure produced by the processes of FIG. 3 , in accordance with an embodiment of the present invention.
- FIGS. 5A through 5C show top-down views of three examples of spacers used in the processes of FIG. 3 , in accordance with three embodiments of the present invention.
- VLSI circuits Circuit boards with multiple Very Large Scale Integrated (VLSI) circuit chips are called Multi-Chip Modules (MCM).
- MCM Multi-Chip Modules
- MCM-C Ceramic circuit board
- interposer There are two classes of three dimensional (3D) chips which are being developed. The first is known as 21 ⁇ 2D where a so-called interposer is created. These include glass, organic and silicon based interposers. To provide connections between various chips and other components the use of interposers has become increasingly prevalent. In general, the interposer does not contain any active transistors, only interconnects (and perhaps decoupling capacitors), thus avoiding the issue of threshold shift. The chips are attached to the interposer by flipping them so that the active chips do not require any through silicon vias (TSVs) or through glass vias or (TGVs) to be created.
- TSVs through silicon vias
- TSVs through glass vias or (TGVs)
- the active dies themselves do not have any TSVs or TGVs, but interposers do. This means that the active die can be manufactured without worrying about TSV exclusion zones or threshold shifts.
- the chips themselves are micro-bumped (i.e., have very small bumps of solder attached to input/output connection points), since they are not going to be conventionally wire-bonded out. These micro-bumps are bonded to corresponding connections points of the interposer.
- there are metal layers of interconnect on or within the interposer and TSVs/TGVs that pass through the interposer substrate and are bonded using flip-chip bumps to the package substrate.
- flip-chip bumps are similar to micro-bumps but are larger and more widely spaced.
- a TSV/TGV is a via that passes from the front side of the wafer (typically connecting to one of the lower metal layers) through the wafer and out the back.
- TSVs and TGVs vary in diameter from 1 to 10 um, with a depth from 5 to 10 times the width.
- a hole is formed into the wafer of the interposer, lined with an insulator, and then filled with conductive material such as copper or tungsten. Finally the wafer is thinned to expose the backside of the TSVs. Note that this means that the wafer itself ends up merely 10-110 um thick. Silicon is brittle, so one of the challenges is handling the thin wafers during both the fabrication and when they have to be shipped to an assembly house.
- the wafer is often bonded to some more robust substrate (for example, glass or silicon) before thinning and, in some cases, may be separated again during assembly.
- the wafer is generally thinned using CMP (chemical mechanical polishing, similar to how planarization is done between metal layers in a normal semiconductor process) until the TSVs are almost exposed. More silicon is then etched away to reveal the TSVs themselves. In many cases, this completes the majority of the processes used to fabricate an interposer.
- CMP chemical mechanical polishing, similar to how planarization is done between metal layers in a normal semiconductor process
- a carefully designed substrate can allow these dies to be stacked in a vertical configuration, making the resultant MCM's footprint much smaller (albeit at the cost of a thicker or taller chip). Since area is more often at a premium in miniature electronics designs, the chip-stack is an attractive option in many applications such as cell phones and personal digital assistants (PDAs). For example, after a thinning process, multiple dies are stacked to create a high capacity secure digital (SD) memory card.
- SD secure digital
- Embodiments of the present invention recognize that defective chip connections in a package will result in a non-functionally packaged integrated circuit, even if other modules and connections in that same package are functional.
- Embodiments of the present invention recognize that silicon interposer warpage during the conventional reflow processes may result in non-wetting of solder bumps and/or bridging between solder joints, thereby decreasing the assembly yield.
- Embodiments of the present invention recognize that warpage becomes more significant when the chip size increases and the silicon interposer thickness decreases.
- Embodiments of the present invention recognize that the greater the degree of warpage of the interposer the more likely that there will be a break or discontinuation of connections between the interposer and one or more chips that are attached to it.
- Embodiments of the present invention provide a method to minimize warpage of the interposer through the user of a shim during the assembly process. Embodiments of the present invention provide a method of reducing breakage or discontinuation of connections between the interposer and one or more chips that are attached to it.
- FIG. 1A illustrates a bonding process, 100 , that bonds interposer 115 to package substrate 125 .
- package substrate 125 is a general substrate (for example, a glass/ceramic substrate, an organic laminate, or printed circuit board (PCB)) with connection pads (not shown) that line up with a given C-4 (Controlled Collapse Chip Connection) 111 (indicated using an arrow).
- Interposer 115 includes a group of C-4 111 , which are quantities of solder that form electrical connection points for various wiring and other routing structures of interposer 115 .
- interposer 115 includes a through-silicon-via (TSV) that passes from the front side of the wafer (typically connecting to one of the lower metal layers) through the wafer and out the back.
- TSV through-silicon-via
- the “front” of an interposer is herein designated as the side that includes C-4 111 .
- each of interposer 115 and package substrate 125 are not perfectly flat. Specifically, package substrate 125 is substantially bowed. Subsequently, interposer 115 and package substrate 125 are placed together (such that the front side of interposer 115 faces package substrate 125 ) and a reflow process (represented by arrow 1 ) takes place. Referring to the right side of FIG. 1A , after reflow, all of solder balls that form C-4 111 (of interposer 115 ) are not in contact with package substrate 125 . In FIG.
- the center region of interposer 115 fails to come into proximity to package substrate 125 such that some of the C-4 111 fail to make physical contact with package substrate 125 , which results in one or more open connections. Conversely, though not shown, some of the solder balls that form C-4 111 that are located closer to the edges of interposer 115 come too close to the laminate surface causing solder ball bridging or shorting.
- FIG. 1B illustrates a step in a bonding process to bond top die 105 (an integrated circuit) to interposer 115 .
- interposer 115 has a degree of warpage (not shown) that causes interposer 115 to arch upward.
- top die 105 and interposer 115 are shown as being bonded using a vacuum technique to prevent the warpage of interposer 115 to interfere with the formation of connections between interposer 115 and top die 105 .
- interposer 115 was placed on vacuum device 109 and a vacuum applied.
- Vacuum device 109 includes one or more channels (not shown) that allow vacuum to be applied to each of C-4 111 .
- vacuum device 109 actually represents not one, but two components.
- the two components that comprise vacuum device 109 include i) a silicon substrate with channels to accept C-4 111 which is on ii) a vacuum plate that has channels that connect to at least some of channels of the silicon substrate.
- the application of vacuum resulted in the warpage of interposer 115 being reduced to below a threshold. In other words, the application of vacuum, by vacuum device 109 to interposer 115 , flattened out interposer 115 as shown.
- interposer 115 of FIG. 1B Prior to this flattening, interposer 115 of FIG. 1B had a degree of warpage similar to that shown as the product of FIG. 1A (i.e., to the right of arrow 1 ) in which interposer 115 is bowed upward and away from package substrate 125 .
- top die 105 was bonded to interposer 115 using a furnace reflow process and/or a thermal compression bonding process. The result of this process is shown in FIG. 1B .
- top die 105 includes a group of quantities of solder that constitute a group of solder micro-bumps (bump array 106 ), which have a finer pitch and lower volume of solder than the solder bumps of C-4 111 .
- the group of solder balls constitute a controlled collapse chip connection (C-4) array.
- the solder balls of bump array 106 line up with connection pads (not shown) on the “back” side of interposer 115 . As such, in the semiconductor structure shown/produced in FIG.
- the electrical connections of top die 105 are routed to the electrical pathways included in interposer 115 .
- the warpage of interposer 115 of FIG. 1B causes internal strain in interposer 115 when interposer 115 is flattened.
- this warpage is reduced in degree, since the vacuum flattened interposer 115 before connections were formed between interposer 115 and top die 105 . Therefore, after vacuum is released by vacuum device 109 , interposer 115 has an increased degree of internal strain due to the forced flattening/reduced warpage, which is maintained by the connections between interposer 115 and top die 105 .
- the connections between interposer 115 and top die 105 prevent, at least to a degree, interposer 115 from relaxing back into the warped conformation that was present before the vacuum/flattening process was applied.
- FIG. 1C illustrates broken connections between interposer 115 and top die 105 (herein denoted broken bonds 108 ), which are indicated using dashed line circles, between top die 105 and interposer 115 of FIG. 1B .
- the semiconductor structure shown/produced in FIG. 1B i.e., top die 105 and interposer 115 combination
- top die 105 and interposer 115 combination are used in place of interposer 115 to the left of arrow 1 of FIG. 1A .
- a reflow process for example, like the reflow process represented by arrow 1 in FIG.
- interposer 115 relieves its internal strain by returning, at least to a point, to its previous warped conformation as described in the discussion of FIG. 1B .
- interposer 115 and top die 105 are separated farther apart from one another at their edges than at their centers, which breaks some of the connections formed by bump array 106 .
- interposer 115 and top die 105 are separated farther apart from one another at their edges when the warpage stress is too high. This can lead to decreased longevity of these connections.
- each broken bond 108 is a bond that was formed by the processes of FIG. 1B , but was subsequently broken during the processes of FIG. 1C . Further detail regarding this bond breakage, i.e., the formation of broken bond 108 , is provided in the discussion of FIG. 2 .
- FIG. 2 illustrates a flow diagram illustrating the formation and breakage of various bonds between top die 105 , interposer 115 , and package substrate 125 of FIG. 1C , in accordance with an embodiment of the present invention.
- FIG. 2 illustrates a connection pillar 103 composed of, for example, copper that connects a fine pitch solder ball of bump array 106 to top die 105 .
- an outermost solder ball of bump array 106 is illustrated as the starting point. Note that this solder ball is one of the solder balls that becomes broken bond 108 as a result of the processes of FIG. 1C .
- the processes of FIG. 2 begin with the semiconductor structure shown/produced in FIG. 1B .
- a reflow process is then applied (indicated by arrow 2 A) to bond the starting semiconductor structure to package substrate 125 .
- the application of heat during the reflow process also heats up the bonds between top die 105 and interposer 115 .
- This reduction in the strength of the bonds i.e., increased malleability of the bonds
- results in strain being relieved (as indicated by arrow 2 B).
- interposer 115 relieves its internal strain by warping.
- interposer 115 results in the edge of top die 105 being moved farther away from interposer 115 . This in turn begins to stretch the outermost solder ball of bump array 106 , which results in the formation of stretched bond 208 . As interposer 115 continues to move farther away from the edge of top die 105 , stretched bond 208 continues to stretch until it breaks (as indicated by arrow 2 C). As seen in the final product of FIG. 2 , a broken bond 108 (indicated by a bracket) has formed from stretched bond 208 .
- FIG. 3 illustrates a method for bonding both top die 105 to interposer 115 and interposer 115 to package substrate 125 , while minimizing bond breakage, in accordance with an embodiment of the present invention.
- the various processes and stages of fabrication of FIG. 3 are illustrated using labeled arrows, with each arrow representing a particular process, e.g., process 3 A is illustrated as an arrow labeled 3 A.
- interposer 115 is placed on a vacuum device 109 and vacuum is applied (denoted as arrow 3 A) to reduce the warpage of interposer 115 . Then top die 105 is placed on interposer 115 such that the solder bumps of bump array 106 line up with connection pads (not shown) on the “back” side of interposer 115 . Next, a process of solid-state diffusion bonding is applied (denoted as arrow 3 B) to cause bonds to form between top die 105 and interposer 115 , which is denoted as “tacking”.
- Diffusion bonding is a solid-state welding technique used in metalworking, capable of joining similar and dissimilar metals. It operates on the materials science principle of solid-state diffusion, wherein the atoms of two solid, metallic surfaces intermingle over time under elevated temperature. Diffusion bonding is typically implemented by applying both high pressure and high temperature to the materials to be welded; it is most commonly used to weld “sandwiches” of alternating layers of thin metal foil and metal wires or filaments.
- diffusion bonding occurs in three simplified stages: i) before the surfaces completely contact, asperities (very small surface defects) on the two surfaces contact at the microscopic level and plastically deform, as these asperities deform, they interlink forming interfaces between the two surfaces; ii) elevated temperature and pressure causes accelerated creep in the materials, grain boundary diffusion and raw material migration and gaps between the two surfaces are reduced to isolated pores; and iii) material diffuses across the boundary of the abutting surfaces thereby creating a bond between the two surfaces.
- the solid-state diffusion bonding is an intermetallic compound bonding process.
- top die 105 that is diffusion bonded with interposer 115 is hereafter referred to as a first semiconductor structure.
- the first semiconductor structure is placed on package substrate 125 in bonding device 113 .
- bonding device 113 for example a mass reflow furnace or a chamber type reflow tool, includes weight 107 and spacers 333 .
- spacers 333 are composed of one or more pieces of kapton film.
- bonding device 113 When bonding device 113 is activated (denoted as arrow 3 C) it heats the first semiconductor structure and package substrate 125 to a temperature that allows heat-driven plastic deformation of both the solder bumps of bump array 106 and the solder balls of C-4 111 . As such, both the solder bumps of bump array 106 and the solder balls of C-4 111 are subjected to a reflow process. Because weight 107 is pressing down, as the solder bumps of bump array 106 and the solder balls of C-4 111 soften, they are compressed (denoted as arrow 3 D).
- the solder bumps of bump array 106 and the solder balls of C-4 111 have different melting points.
- the solder bumps of bump array 106 soften at a higher temperature that the solder balls of C-4 111 . Therefore, the solder balls of C-4 111 soften first and due to the pressure supplied by weight 107 , the solder balls of C-4 111 compress until the edge of interposer 115 comes to rest on spacers 333 .
- both the solder bumps of bump array 106 and the solder balls of C-4 111 have substantially similar melting points. In either case, spacers 333 prevent further reduction in the space between interposer 115 and package substrate 125 .
- FIG. 4A is an enlarged view of the compression process, in accordance with an embodiment of the present invention.
- spacers 333 prevent interposer 115 from flattening the solder balls of C-4 111 into a contiguous sheet of solder by preventing further reduction in the distance between interposer 115 and package substrate 125 , which includes C-4 111 .
- the product of process 3 C shows spacers 333 between interposer 115 and package substrate 125 , where spacers 333 are in contact with only package substrate 125 .
- the product of process of 3 C illustrates a first and larger distance (i.e., the beginning point) than that which results from process 3 D.
- the product of process 3 D shows spacers 333 in contact with both of interposer 115 and package substrate 125 .
- the product of process of 3 D illustrates a second and smaller distance between interposer 115 and package substrate 125 (i.e., the ending point) than that which resulted from process 3 C.
- FIG. 3 illustrates two distances, the first is a larger distance between interposer 115 and package substrate 125 in the product of process 3 C, the second is a comparatively smaller distance between interposer 115 and package substrate 125 in the product of process 3 D.
- the solder balls of bump array 106 reflow.
- the resulting semiconducting structure which includes top die 105 bonded to interposer 115 with reflowed solder bumps of bump array 106 and interposer 115 bonded to package substrate 125 with reflowed solder balls of C-4 111 , is cooled.
- interposer 115 of the resulting semiconductor structure (resulting from process 3 D) retains the reduced degree of warpage of process 3 A and 3 B.
- FIG. 4B shows an enlarged view of the resulting semiconductor structure that results from the processes of FIG. 3 , in accordance with an embodiment of the present invention.
- FIG. 4B there are no broken bonds 108 and no discernable warpage of either top die 105 , interposer 115 or package substrate 125 , i.e., they are not arched, bowed or otherwise out-of-plane with one another.
- FIGS. 5A through 5C show top-down views of three examples of spacers 333 , in accordance with three embodiments of the present invention.
- spacers 333 support the edges of interposer 115 such that spacers 333 prevent further reduction in the space between interposer 115 and package substrate 125 .
- the exact number, shape, and orientation of spacers 333 varies in other embodiments.
- a second set of spacers 333 are used to prevent further reduction in the distance (i.e., the space) between top die 105 and interposer 115 by coming into contact with the edges of top die 105 as a result of the compression process (process 3 D of FIG. 3 ).
- package substrate 125 includes the solder balls of C-4 111 instead of interposer 115 including the solder balls of C-4 111 .
- a first underfill material is applied after top die 105 is tacked to interposer 115 , i.e., the first under-fill material is used to substantially fill the space between top die 105 and interposer 115 .
- the underfill material is an electrically-insulating adhesive.
- the reflow process described in FIG. 3 (process 3 C) is applied to bond interposer 115 to the C-4 111 of package 125 .
- a second underfill material is applied that substantially fills the space between interposer 115 and package 125 .
- the first underfill material is not applied and the second underfill material is applied to fill the space between both top die 105 and interposer 115 and between interposer 115 and package 125 after the reflow process of FIG. 3 .
- a layer of under-fill material is applied to fill the spaces between the solder balls of bump array 106 and the solder balls of C-4 111 .
- the coefficient of expansion of the material comprising spacers 333 is matched to one or more of top die 105 , interposer 115 , and package substrate 125 .
- spacers 333 are composed of a material that expands and contracts thereby maintaining a specific distance between one or more of top die 105 , interposer 115 , and package substrate 125 , or another material/structure included in the processes of FIG. 3 .
- spacers 333 are composed of a material that expands and contracts at substantially the rate as the solder balls of C-4 111 . In this example, as the product of process 3 D (of FIG.
- strain is not induced in the cooling solder balls by the presence of spacers 333 being between interposer 115 and package substrate 125 .
- Such strain may occur, for example, if the rate of thermal expansion of spacers 333 is higher than that of solder balls of C-4 111 . In such a case, the solder balls would contract to a higher degree than spacers 333 during cooling but would be prevented from doing so by the presence of spacers 333 .
- the induction of strain during the cooling process is utilized to configure one or more materials included in the product. In these embodiments, the induction of strain yields materials/structures with different properties than would be present without that strain.
- the coefficient of expansion of the material comprising spacers 333 is selectively mismatched to one or more of top die 105 , interposer 115 , and package substrate 125 , or another material/structure included in the processes of FIG. 3 .
- the resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- any specified material or any specified dimension of any structure described herein is by way of example only.
- the structures described herein may be made or used in the same way regardless of their position and orientation. Accordingly, it is to be understood that terms and phrases such as, for instance, “side”, “over”, “perpendicular”, “tilted”, etc., as used herein refer to relative location and orientation of various portions of the structures with respect to one another, and are not intended to suggest that any particular absolute orientation with respect to external objects is necessary or required.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Mechanical Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
Abstract
Description
- The present invention relates generally to the field of integrated circuits, and more particularly to packaging of integrated circuits.
- In electronics, a three-dimensional (3D) integrated circuit (IC) is a chip or combination of chips in which two or more layers of active electronic components are integrated both vertically and horizontally into a single circuit. 3D packaging saves space by stacking separate chips in a single package. A multi-chip module (MCM) is a specialized electronic package where multiple integrated circuits (ICs), semiconductor dies or other discrete components are packaged onto a unifying substrate, facilitating their use as a single component. The MCM itself will often be referred to as a “chip” in designs, thus illustrating its integrated nature. This packaging, known as System in Package (SiP) or Chip Stack MCM, does not integrate the chips into a single circuit. Instead, the chips in the package communicate using off-chip signaling, much as if they were mounted in separate packages on a normal circuit board.
- A SiP is a number of integrated circuits enclosed in a single module (package). The SiP performs all or most of the functions of an electronic system, and are typically used inside a, for example, mobile phone, digital music player, etc. Dies containing integrated circuits may be stacked vertically on a substrate. In some cases, they are internally connected by fine wires that are bonded to the package. Alternatively, with a flip chip technology, solder bumps are used to join stacked chips together. SiP dies can be stacked vertically or tiled horizontally, unlike slightly less dense multi-chip modules, which place dies horizontally on a carrier. SiP connects the dies with standard off-chip wire bonds or solder bumps, unlike slightly denser three-dimensional integrated circuits which connect stacked silicon dies with conductors running through the die. Many different 3-D packaging techniques have been developed for stacking many more-or-less standard chip dies into a compact area.
- An example SiP can contain several chips (such as a specialized processor, DRAM, flash memory) combined with passive components, for example resistors and capacitors, which are mounted on the same substrate. This means that a complete functional unit can be built in a multi-chip package, so that few external components need to be added to make it work. This is particularly valuable in space-constrained environments as it reduces the complexity of the package substrate and overall design.
- Embodiments of the present invention provide a method of bonding components.
- A first embodiment of the method includes: applying both heat and pressure to a stack of components that includes an interposer with a degree of warpage that is reduced; reducing the distance between the interposer and a first component of the stack of the components until a spacer prevents further reduction of the distance between the interposer and the first component; and cooling the stack of components while the pressure is maintained such that the degree of warpage of the interposer remains reduced. Warpage may result, for example, from metal loading differences between the two sides of a given component.
- A second embodiment of the method includes: applying both heat and pressure to a stack of components that includes an interposer with a degree of warpage that is reduced, an integrated circuit, and an organic laminate, wherein the interposer is between the integrated circuit and the organic laminate; reducing the distance between the interposer and the organic laminate until a spacer prevents further reduction of the distance between the interposer and the organic laminate; and cooling the stack of components while pressure is maintained on the stack of components such that the degree of warpage of the interposer remains reduced.
- A third embodiment of the method includes: applying both heat and pressure to a stack of components that includes an interposer with a degree of warpage that is reduced, an integrated circuit that includes a plurality of quantities of solder that are diffusion bonded to the interposer, and a package substrate that is in contact with a plurality of quantities of solder of the interposer, wherein the interposer is between the integrated circuit and the package substrate, and wherein applying both heat and pressure to the stack of components causes a reflow of one or more quantities of solder of the integrated circuit and one or more quantities of solder of the interposer; reducing the distance between the interposer and the package substrate until a spacer prevents further reduction of the distance between the interposer and the package substrate when the spacer comes into contact with the interposer; and cooling the stack of components while pressure is maintained on the stack of components such that the degree of warpage of the interposer remains reduced.
-
FIG. 1A illustrates a bonding process that bonds an interposer to a package substrate. -
FIG. 1B illustrates a step in a bonding process to bond a top die to an interposer. -
FIG. 1C illustrates broken connections between the top die and the interposer ofFIG. 1B . -
FIG. 2 illustrates a flow diagram illustrating the formation and breakage of various bonds between the top die, the interposer, and the package substrate ofFIG. 1C . -
FIG. 3 illustrates a method for bonding a top die to an interposer and, the interposer to a package substrate while minimizing bond breakage therebetween, in accordance with an embodiment of the present invention. -
FIG. 4A , is an enlarged view of the compression process ofFIG. 3 , in accordance with an embodiment of the present invention. -
FIG. 4B shows an enlarged view of a semiconductor structure produced by the processes ofFIG. 3 , in accordance with an embodiment of the present invention. -
FIGS. 5A through 5C show top-down views of three examples of spacers used in the processes ofFIG. 3 , in accordance with three embodiments of the present invention. - Circuit boards with multiple Very Large Scale Integrated (VLSI) circuit chips are called Multi-Chip Modules (MCM). The use of VLSI circuits presents interface problems relating to the interconnection of the integrated circuits to other circuits and the placement of the integrated circuits on a ceramic circuit board (MCM-C). As VLSI technology has advanced, the density of circuits on a single VLSI chip has increased and the necessary interconnection for VLSI chips has become increasingly difficult to achieve in a limited space.
- There are two classes of three dimensional (3D) chips which are being developed. The first is known as 2½D where a so-called interposer is created. These include glass, organic and silicon based interposers. To provide connections between various chips and other components the use of interposers has become increasingly prevalent. In general, the interposer does not contain any active transistors, only interconnects (and perhaps decoupling capacitors), thus avoiding the issue of threshold shift. The chips are attached to the interposer by flipping them so that the active chips do not require any through silicon vias (TSVs) or through glass vias or (TGVs) to be created.
- Typically, the active dies themselves do not have any TSVs or TGVs, but interposers do. This means that the active die can be manufactured without worrying about TSV exclusion zones or threshold shifts. The chips themselves are micro-bumped (i.e., have very small bumps of solder attached to input/output connection points), since they are not going to be conventionally wire-bonded out. These micro-bumps are bonded to corresponding connections points of the interposer. Often, there are metal layers of interconnect on or within the interposer, and TSVs/TGVs that pass through the interposer substrate and are bonded using flip-chip bumps to the package substrate. Generally, flip-chip bumps are similar to micro-bumps but are larger and more widely spaced.
- In many interposer designs, a TSV/TGV is a via that passes from the front side of the wafer (typically connecting to one of the lower metal layers) through the wafer and out the back. TSVs and TGVs vary in diameter from 1 to 10 um, with a depth from 5 to 10 times the width. A hole is formed into the wafer of the interposer, lined with an insulator, and then filled with conductive material such as copper or tungsten. Finally the wafer is thinned to expose the backside of the TSVs. Note that this means that the wafer itself ends up merely 10-110 um thick. Silicon is brittle, so one of the challenges is handling the thin wafers during both the fabrication and when they have to be shipped to an assembly house. The wafer is often bonded to some more robust substrate (for example, glass or silicon) before thinning and, in some cases, may be separated again during assembly. The wafer is generally thinned using CMP (chemical mechanical polishing, similar to how planarization is done between metal layers in a normal semiconductor process) until the TSVs are almost exposed. More silicon is then etched away to reveal the TSVs themselves. In many cases, this completes the majority of the processes used to fabricate an interposer.
- Certain ICs, memories in particular, have very similar or identical pinouts when used multiple times within systems. A carefully designed substrate can allow these dies to be stacked in a vertical configuration, making the resultant MCM's footprint much smaller (albeit at the cost of a thicker or taller chip). Since area is more often at a premium in miniature electronics designs, the chip-stack is an attractive option in many applications such as cell phones and personal digital assistants (PDAs). For example, after a thinning process, multiple dies are stacked to create a high capacity secure digital (SD) memory card.
- Embodiments of the present invention recognize that defective chip connections in a package will result in a non-functionally packaged integrated circuit, even if other modules and connections in that same package are functional. Embodiments of the present invention recognize that silicon interposer warpage during the conventional reflow processes may result in non-wetting of solder bumps and/or bridging between solder joints, thereby decreasing the assembly yield. Embodiments of the present invention recognize that warpage becomes more significant when the chip size increases and the silicon interposer thickness decreases. Embodiments of the present invention recognize that the greater the degree of warpage of the interposer the more likely that there will be a break or discontinuation of connections between the interposer and one or more chips that are attached to it. Embodiments of the present invention provide a method to minimize warpage of the interposer through the user of a shim during the assembly process. Embodiments of the present invention provide a method of reducing breakage or discontinuation of connections between the interposer and one or more chips that are attached to it.
- The present invention will now be described in detail with reference to the Figures.
-
FIG. 1A illustrates a bonding process, 100, that bonds interposer 115 to packagesubstrate 125. In the examples used herein,package substrate 125 is a general substrate (for example, a glass/ceramic substrate, an organic laminate, or printed circuit board (PCB)) with connection pads (not shown) that line up with a given C-4 (Controlled Collapse Chip Connection) 111 (indicated using an arrow).Interposer 115 includes a group of C-4 111, which are quantities of solder that form electrical connection points for various wiring and other routing structures ofinterposer 115. In one embodiment,interposer 115 includes a through-silicon-via (TSV) that passes from the front side of the wafer (typically connecting to one of the lower metal layers) through the wafer and out the back. For ease of understanding, the “front” of an interposer is herein designated as the side that includes C-4 111. - As depicted in the left hand side of
FIG. 1A , each ofinterposer 115 andpackage substrate 125 are not perfectly flat. Specifically,package substrate 125 is substantially bowed. Subsequently,interposer 115 andpackage substrate 125 are placed together (such that the front side ofinterposer 115 faces package substrate 125) and a reflow process (represented by arrow 1) takes place. Referring to the right side ofFIG. 1A , after reflow, all of solder balls that form C-4 111 (of interposer 115) are not in contact withpackage substrate 125. InFIG. 1A , the center region ofinterposer 115 fails to come into proximity to packagesubstrate 125 such that some of the C-4 111 fail to make physical contact withpackage substrate 125, which results in one or more open connections. Conversely, though not shown, some of the solder balls that form C-4 111 that are located closer to the edges ofinterposer 115 come too close to the laminate surface causing solder ball bridging or shorting. -
FIG. 1B illustrates a step in a bonding process to bond top die 105 (an integrated circuit) tointerposer 115. In this example,interposer 115 has a degree of warpage (not shown) that causes interposer 115 to arch upward. InFIG. 1B ,top die 105 andinterposer 115 are shown as being bonded using a vacuum technique to prevent the warpage ofinterposer 115 to interfere with the formation of connections betweeninterposer 115 andtop die 105. - In
FIG. 1B ,interposer 115 was placed onvacuum device 109 and a vacuum applied.Vacuum device 109 includes one or more channels (not shown) that allow vacuum to be applied to each of C-4 111. As such, in this embodiment,vacuum device 109 actually represents not one, but two components. In this embodiment, the two components that comprisevacuum device 109 include i) a silicon substrate with channels to accept C-4 111 which is on ii) a vacuum plate that has channels that connect to at least some of channels of the silicon substrate. The application of vacuum resulted in the warpage ofinterposer 115 being reduced to below a threshold. In other words, the application of vacuum, byvacuum device 109 tointerposer 115, flattened outinterposer 115 as shown. Prior to this flattening,interposer 115 ofFIG. 1B had a degree of warpage similar to that shown as the product ofFIG. 1A (i.e., to the right of arrow 1) in which interposer 115 is bowed upward and away frompackage substrate 125. - In
FIG. 1B ,top die 105 was bonded tointerposer 115 using a furnace reflow process and/or a thermal compression bonding process. The result of this process is shown inFIG. 1B . Note that top die 105 includes a group of quantities of solder that constitute a group of solder micro-bumps (bump array 106), which have a finer pitch and lower volume of solder than the solder bumps of C-4 111. In the case oftop die 105, the group of solder balls constitute a controlled collapse chip connection (C-4) array. The solder balls ofbump array 106 line up with connection pads (not shown) on the “back” side ofinterposer 115. As such, in the semiconductor structure shown/produced inFIG. 1B , the electrical connections of top die 105 are routed to the electrical pathways included ininterposer 115. Note that the warpage ofinterposer 115 ofFIG. 1B causes internal strain ininterposer 115 wheninterposer 115 is flattened. However, because of the connections formed withtop die 105, this warpage is reduced in degree, since the vacuum flattenedinterposer 115 before connections were formed betweeninterposer 115 andtop die 105. Therefore, after vacuum is released byvacuum device 109,interposer 115 has an increased degree of internal strain due to the forced flattening/reduced warpage, which is maintained by the connections betweeninterposer 115 andtop die 105. In other words the connections betweeninterposer 115 and top die 105 prevent, at least to a degree, interposer 115 from relaxing back into the warped conformation that was present before the vacuum/flattening process was applied. -
FIG. 1C , illustrates broken connections betweeninterposer 115 and top die 105 (herein denoted broken bonds 108), which are indicated using dashed line circles, between top die 105 andinterposer 115 ofFIG. 1B . In this example, the semiconductor structure shown/produced inFIG. 1B (i.e.,top die 105 andinterposer 115 combination) is used in place ofinterposer 115 to the left ofarrow 1 ofFIG. 1A . When the combination oftop die 105 andinterposer 115 that resulted from the processes ofFIG. 1B is attached to packagesubstrate 125 using a reflow process (for example, like the reflow process represented byarrow 1 inFIG. 1A ) the warpage ofinterposer 115 is no longer kept in check by the bonds betweeninterposer 115 andtop die 105, since the solder balls that made these connections soften due to heating. As such,interposer 115 relieves its internal strain by returning, at least to a point, to its previous warped conformation as described in the discussion ofFIG. 1B . As a result,interposer 115 and top die 105 are separated farther apart from one another at their edges than at their centers, which breaks some of the connections formed bybump array 106. In some scenarios, even if these connections do not soften,interposer 115 and top die 105 are separated farther apart from one another at their edges when the warpage stress is too high. This can lead to decreased longevity of these connections. InFIG. 1C , there twobroken bonds 108, which are indicated using arrows and dashed circles. Eachbroken bond 108 is a bond that was formed by the processes ofFIG. 1B , but was subsequently broken during the processes ofFIG. 1C . Further detail regarding this bond breakage, i.e., the formation ofbroken bond 108, is provided in the discussion ofFIG. 2 . -
FIG. 2 illustrates a flow diagram illustrating the formation and breakage of various bonds betweentop die 105,interposer 115, andpackage substrate 125 ofFIG. 1C , in accordance with an embodiment of the present invention.FIG. 2 illustrates aconnection pillar 103 composed of, for example, copper that connects a fine pitch solder ball ofbump array 106 totop die 105. In this example, an outermost solder ball ofbump array 106 is illustrated as the starting point. Note that this solder ball is one of the solder balls that becomesbroken bond 108 as a result of the processes ofFIG. 1C . The processes ofFIG. 2 begin with the semiconductor structure shown/produced inFIG. 1B . A reflow process is then applied (indicated byarrow 2A) to bond the starting semiconductor structure to packagesubstrate 125. However, as noted previously, the application of heat during the reflow process also heats up the bonds betweentop die 105 andinterposer 115. This reduction in the strength of the bonds (i.e., increased malleability of the bonds) results in strain being relieved (as indicated byarrow 2B). In other words,interposer 115 relieves its internal strain by warping. - As shown in
FIG. 2 , the warping ofinterposer 115 results in the edge of top die 105 being moved farther away frominterposer 115. This in turn begins to stretch the outermost solder ball ofbump array 106, which results in the formation of stretchedbond 208. Asinterposer 115 continues to move farther away from the edge oftop die 105, stretchedbond 208 continues to stretch until it breaks (as indicated byarrow 2C). As seen in the final product ofFIG. 2 , a broken bond 108 (indicated by a bracket) has formed from stretchedbond 208. -
FIG. 3 illustrates a method for bonding both top die 105 tointerposer 115 andinterposer 115 to packagesubstrate 125, while minimizing bond breakage, in accordance with an embodiment of the present invention. The various processes and stages of fabrication ofFIG. 3 are illustrated using labeled arrows, with each arrow representing a particular process, e.g.,process 3A is illustrated as an arrow labeled 3A. - Similar to the process of
FIG. 1B ,interposer 115 is placed on avacuum device 109 and vacuum is applied (denoted asarrow 3A) to reduce the warpage ofinterposer 115. Then top die 105 is placed oninterposer 115 such that the solder bumps ofbump array 106 line up with connection pads (not shown) on the “back” side ofinterposer 115. Next, a process of solid-state diffusion bonding is applied (denoted asarrow 3B) to cause bonds to form between top die 105 andinterposer 115, which is denoted as “tacking”. - Diffusion bonding is a solid-state welding technique used in metalworking, capable of joining similar and dissimilar metals. It operates on the materials science principle of solid-state diffusion, wherein the atoms of two solid, metallic surfaces intermingle over time under elevated temperature. Diffusion bonding is typically implemented by applying both high pressure and high temperature to the materials to be welded; it is most commonly used to weld “sandwiches” of alternating layers of thin metal foil and metal wires or filaments. Generally, diffusion bonding occurs in three simplified stages: i) before the surfaces completely contact, asperities (very small surface defects) on the two surfaces contact at the microscopic level and plastically deform, as these asperities deform, they interlink forming interfaces between the two surfaces; ii) elevated temperature and pressure causes accelerated creep in the materials, grain boundary diffusion and raw material migration and gaps between the two surfaces are reduced to isolated pores; and iii) material diffuses across the boundary of the abutting surfaces thereby creating a bond between the two surfaces.
- In some embodiments, the solid-state diffusion bonding is an intermetallic compound bonding process.
- Note that, in contrast to the process described in the description of
FIG. 1B , which was a heat-driven plastic deformation, there is no full reflow of the solder balls since the solder balls are not heated to a sufficient temperature to allow heat-driven plastic deformation (i.e., the solder balls are not melted). In this case, the bonds that are formed are strong enough to maintain the alignment of top die 105 withinterposer 115. As inFIG. 1B , the bonds between top die 105 withinterposer 115 inhibit the return ofinterposer 115 to a warped state. For simplicity, top die 105 that is diffusion bonded withinterposer 115 is hereafter referred to as a first semiconductor structure. - With top die 105 bonded to
interposer 115 using diffusion bonds; the first semiconductor structure is placed onpackage substrate 125 inbonding device 113. As in the description ofFIG. 1A , the first semiconductor structure is placed onpackage substrate 125 such that controlled collapse chip connections of C-4 111 are aligned with the connection pads of package substrate 125 (not shown). Note thatbonding device 113, for example a mass reflow furnace or a chamber type reflow tool, includesweight 107 andspacers 333. In some embodiments,spacers 333 are composed of one or more pieces of kapton film. When bondingdevice 113 is activated (denoted asarrow 3C) it heats the first semiconductor structure andpackage substrate 125 to a temperature that allows heat-driven plastic deformation of both the solder bumps ofbump array 106 and the solder balls of C-4 111. As such, both the solder bumps ofbump array 106 and the solder balls of C-4 111 are subjected to a reflow process. Becauseweight 107 is pressing down, as the solder bumps ofbump array 106 and the solder balls of C-4 111 soften, they are compressed (denoted asarrow 3D). - However, in some embodiments, due to compositional differences, the solder bumps of
bump array 106 and the solder balls of C-4 111 have different melting points. In such embodiments, the solder bumps ofbump array 106 soften at a higher temperature that the solder balls of C-4 111. Therefore, the solder balls of C-4 111 soften first and due to the pressure supplied byweight 107, the solder balls of C-4 111 compress until the edge ofinterposer 115 comes to rest onspacers 333. In other embodiments, both the solder bumps ofbump array 106 and the solder balls of C-4 111 have substantially similar melting points. In either case,spacers 333 prevent further reduction in the space betweeninterposer 115 andpackage substrate 125. This is more clearly seen inFIG. 4A , which is an enlarged view of the compression process, in accordance with an embodiment of the present invention. As seen inFIG. 4A , spacers 333 prevent interposer 115 from flattening the solder balls of C-4 111 into a contiguous sheet of solder by preventing further reduction in the distance betweeninterposer 115 andpackage substrate 125, which includes C-4 111. - Due to the complexity of illustrating the change in distance between
interposer 115 andpackage substrate 125 duringprocess 3D, illustrations of such distances are limited to visualizations of a beginning point and an ending point inFIG. 3 . The product ofprocess 3C showsspacers 333 betweeninterposer 115 andpackage substrate 125, wherespacers 333 are in contact withonly package substrate 125. In other words, the product of process of 3C illustrates a first and larger distance (i.e., the beginning point) than that which results fromprocess 3D. The product ofprocess 3D showsspacers 333 in contact with both ofinterposer 115 andpackage substrate 125. In other words, the product of process of 3D illustrates a second and smaller distance betweeninterposer 115 and package substrate 125 (i.e., the ending point) than that which resulted fromprocess 3C. As such,FIG. 3 illustrates two distances, the first is a larger distance betweeninterposer 115 andpackage substrate 125 in the product ofprocess 3C, the second is a comparatively smaller distance betweeninterposer 115 andpackage substrate 125 in the product ofprocess 3D. - As the temperature continues to increase, the solder balls of
bump array 106 reflow. Once reflow completes, the resulting semiconducting structure, which includestop die 105 bonded tointerposer 115 with reflowed solder bumps ofbump array 106 andinterposer 115 bonded to packagesubstrate 125 with reflowed solder balls of C-4 111, is cooled. As such,interposer 115 of the resulting semiconductor structure (resulting fromprocess 3D) retains the reduced degree of warpage ofprocess bump array 106 are reflowed in a single process along with the solder balls of C-4 111 and, b) becauseinterposer 115 retains the reduced degree of warpage, there is a reduced formation ofbroken bonds 108. This is more clearly seen inFIG. 4B , which shows an enlarged view of the resulting semiconductor structure that results from the processes ofFIG. 3 , in accordance with an embodiment of the present invention. As shown inFIG. 4B , there are nobroken bonds 108 and no discernable warpage of eithertop die 105,interposer 115 orpackage substrate 125, i.e., they are not arched, bowed or otherwise out-of-plane with one another. -
FIGS. 5A through 5C show top-down views of three examples ofspacers 333, in accordance with three embodiments of the present invention. In general, there are many possible forms ofspacers 333. In an embodiment,spacers 333 support the edges ofinterposer 115 such thatspacers 333 prevent further reduction in the space betweeninterposer 115 andpackage substrate 125. As such, as is understood by one skilled in the art, the exact number, shape, and orientation ofspacers 333 varies in other embodiments. - In another embodiment, a second set of
spacers 333 are used to prevent further reduction in the distance (i.e., the space) between top die 105 andinterposer 115 by coming into contact with the edges of top die 105 as a result of the compression process (process 3D ofFIG. 3 ). - In another embodiment,
package substrate 125 includes the solder balls of C-4 111 instead ofinterposer 115 including the solder balls of C-4 111. In some embodiments, a first underfill material is applied after top die 105 is tacked tointerposer 115, i.e., the first under-fill material is used to substantially fill the space between top die 105 andinterposer 115. For example, the underfill material is an electrically-insulating adhesive. Then the reflow process described inFIG. 3 (process 3C) is applied tobond interposer 115 to the C-4 111 ofpackage 125. A second underfill material is applied that substantially fills the space betweeninterposer 115 andpackage 125. In an alternative embodiment, the first underfill material is not applied and the second underfill material is applied to fill the space between bothtop die 105 andinterposer 115 and betweeninterposer 115 andpackage 125 after the reflow process ofFIG. 3 . - In other embodiments, other processes are applied to further package the semiconductor structure described herein. For example, a layer of under-fill material is applied to fill the spaces between the solder balls of
bump array 106 and the solder balls of C-4 111. - In some embodiments, the coefficient of expansion of the
material comprising spacers 333 is matched to one or more oftop die 105,interposer 115, andpackage substrate 125. As such, in these embodiments,spacers 333 are composed of a material that expands and contracts thereby maintaining a specific distance between one or more oftop die 105,interposer 115, andpackage substrate 125, or another material/structure included in the processes ofFIG. 3 . For example,spacers 333 are composed of a material that expands and contracts at substantially the rate as the solder balls of C-4 111. In this example, as the product ofprocess 3D (ofFIG. 3 ) cools, strain is not induced in the cooling solder balls by the presence ofspacers 333 being betweeninterposer 115 andpackage substrate 125. Such strain may occur, for example, if the rate of thermal expansion ofspacers 333 is higher than that of solder balls of C-4 111. In such a case, the solder balls would contract to a higher degree thanspacers 333 during cooling but would be prevented from doing so by the presence ofspacers 333. In other embodiments, the induction of strain during the cooling process is utilized to configure one or more materials included in the product. In these embodiments, the induction of strain yields materials/structures with different properties than would be present without that strain. In such embodiments, the coefficient of expansion of thematerial comprising spacers 333 is selectively mismatched to one or more oftop die 105,interposer 115, andpackage substrate 125, or another material/structure included in the processes ofFIG. 3 . - The methods and devices as described above are used in the fabrication and packaging of integrated circuit chips.
- The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiment, the practical application or technical improvement over technologies found in the marketplace, or to enable other of ordinary skill in the art to understand the embodiments disclosed herein.
- In addition, any specified material or any specified dimension of any structure described herein is by way of example only. Furthermore, as will be understood by those skilled in the art, the structures described herein may be made or used in the same way regardless of their position and orientation. Accordingly, it is to be understood that terms and phrases such as, for instance, “side”, “over”, “perpendicular”, “tilted”, etc., as used herein refer to relative location and orientation of various portions of the structures with respect to one another, and are not intended to suggest that any particular absolute orientation with respect to external objects is necessary or required.
- The foregoing specification also describes processing steps. While some of the steps may be in an ordered sequence, others may in different embodiments from the order that they were detailed in the foregoing specification. The ordering of steps when it occurs is explicitly expressed, for instance, by such adjectives as, “ordered”, “before”, “after”, “following”, and others with similar meaning.
- Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature, or element, of any or all the claims.
- Many modifications and variations of the present invention are possible in light of the above teachings, and could be apparent for those skilled in the art.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/585,323 US9373590B1 (en) | 2014-12-30 | 2014-12-30 | Integrated circuit bonding with interposer die |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/585,323 US9373590B1 (en) | 2014-12-30 | 2014-12-30 | Integrated circuit bonding with interposer die |
Publications (2)
Publication Number | Publication Date |
---|---|
US9373590B1 US9373590B1 (en) | 2016-06-21 |
US20160190071A1 true US20160190071A1 (en) | 2016-06-30 |
Family
ID=56118343
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/585,323 Expired - Fee Related US9373590B1 (en) | 2014-12-30 | 2014-12-30 | Integrated circuit bonding with interposer die |
Country Status (1)
Country | Link |
---|---|
US (1) | US9373590B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11049832B2 (en) | 2017-04-28 | 2021-06-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Formation method of package structure with warpage-control element |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9282649B2 (en) * | 2013-10-08 | 2016-03-08 | Cisco Technology, Inc. | Stand-off block |
KR101930742B1 (en) * | 2017-05-29 | 2019-03-11 | 주식회사 이오테크닉스 | Warpage reduction device and method |
KR102410948B1 (en) | 2017-09-29 | 2022-06-20 | 삼성전자주식회사 | Jig for bonding a semiconductor chip, apparatus for bonding a semiconductor chip including the jig, and method of bonding a semiconductor chip using the apparatus |
CN110871321B (en) * | 2019-12-03 | 2021-06-15 | 哈尔滨工业大学 | Method for performing low-temperature diffusion connection of titanium and zirconium by using nanocrystallization device |
US11631635B2 (en) * | 2020-01-09 | 2023-04-18 | International Business Machines Corporation | Flex prevention mechanical structure such as a ring for large integrated circuit modules and packages and methods of manufacture using same |
CN111843165B (en) * | 2020-08-10 | 2021-07-09 | 中国电子科技集团公司第三十八研究所 | Diffusion connection method for diamond micro-channel |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB8727926D0 (en) | 1987-11-28 | 1987-12-31 | British Aerospace | Surface mounting leadless components on conductor pattern supporting substrates |
US5175410A (en) | 1991-06-28 | 1992-12-29 | Digital Equipment Corporation | IC package hold-down fixture |
US5633535A (en) | 1995-01-27 | 1997-05-27 | Chao; Clinton C. | Spacing control in electronic device assemblies |
US6351029B1 (en) * | 1999-05-05 | 2002-02-26 | Harlan R. Isaak | Stackable flex circuit chip package and method of making same |
KR20030018204A (en) | 2001-08-27 | 2003-03-06 | 삼성전자주식회사 | Multi chip package having spacer |
US6631078B2 (en) | 2002-01-10 | 2003-10-07 | International Business Machines Corporation | Electronic package with thermally conductive standoff |
US8409920B2 (en) | 2007-04-23 | 2013-04-02 | Stats Chippac Ltd. | Integrated circuit package system for package stacking and method of manufacture therefor |
JP2009278064A (en) * | 2008-04-17 | 2009-11-26 | Panasonic Corp | Semiconductor device and method of manufacturing the same |
JP5212118B2 (en) * | 2009-01-05 | 2013-06-19 | 日立金属株式会社 | Semiconductor device and manufacturing method thereof |
US8053284B2 (en) | 2009-08-13 | 2011-11-08 | International Business Machines Corporation | Method and package for circuit chip packaging |
US20110084375A1 (en) | 2009-10-13 | 2011-04-14 | Freescale Semiconductor, Inc | Semiconductor device package with integrated stand-off |
JP2013258387A (en) * | 2012-05-15 | 2013-12-26 | Rohm Co Ltd | Power-module semiconductor device |
US8963335B2 (en) * | 2012-09-13 | 2015-02-24 | Invensas Corporation | Tunable composite interposer |
US8927334B2 (en) | 2012-09-25 | 2015-01-06 | International Business Machines Corporation | Overcoming chip warping to enhance wetting of solder bumps and flip chip attaches in a flip chip package |
US8941236B2 (en) * | 2012-09-28 | 2015-01-27 | Intel Corporation | Using collapse limiter structures between elements to reduce solder bump bridging |
US9059241B2 (en) | 2013-01-29 | 2015-06-16 | International Business Machines Corporation | 3D assembly for interposer bow |
-
2014
- 2014-12-30 US US14/585,323 patent/US9373590B1/en not_active Expired - Fee Related
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11049832B2 (en) | 2017-04-28 | 2021-06-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Formation method of package structure with warpage-control element |
TWI747988B (en) * | 2017-04-28 | 2021-12-01 | 台灣積體電路製造股份有限公司 | Package structure, chip package, and methods for forming thereof |
US11721659B2 (en) | 2017-04-28 | 2023-08-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure with warpage-control element |
Also Published As
Publication number | Publication date |
---|---|
US9373590B1 (en) | 2016-06-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9373590B1 (en) | Integrated circuit bonding with interposer die | |
US10832942B2 (en) | Non-embedded silicon bridge chip for multi-chip module | |
TWI613740B (en) | Structure and method for integrated circuits packaging with increased density | |
US8689437B2 (en) | Method for forming integrated circuit assembly | |
EP3275017B1 (en) | Ic package having bridge module for die-to-die interconnection and manufacturing method | |
US6667225B2 (en) | Wafer-bonding using solder and method of making the same | |
KR101706444B1 (en) | Ramp-stack chip package with variable chip spacing | |
US20090294916A1 (en) | Bonding method for through-silicon-via based 3d wafer stacking | |
TWI756484B (en) | Methods of stacking semiconductor dies | |
WO2013009853A2 (en) | Electronic assembly including die on substrate with heat spreader having an open window on the die | |
TW201324730A (en) | Semiconductor stack packages and methods of fabricating the same | |
US20220262751A1 (en) | Chip Package on Package Structure, Packaging Method Thereof, and Electronic Device | |
CN114287057A (en) | Chip stacking package and terminal equipment | |
US10867956B2 (en) | Method of manufacturing a semiconductor device | |
TW201642439A (en) | Semiconductor device | |
KR20150106877A (en) | Method And System For A Semiconductor Device Package With A Die-To-Die First Bond | |
US20130256915A1 (en) | Packaging substrate, semiconductor package and fabrication method thereof | |
US9601398B2 (en) | Thin wafer handling and known good die test method | |
US20120168933A1 (en) | Wafer level molding structure | |
US20150303120A1 (en) | Semiconductor package structure and method for fabricating the same | |
JP6792322B2 (en) | Semiconductor devices and methods for manufacturing semiconductor devices | |
TWI741388B (en) | Semiconductor package and manufacturing method thereof | |
Sun et al. | Thermal Compression Bonding Process Development for C2W Stacking in 3D Package | |
US20240170448A1 (en) | Semiconductor package manufacturing method and a bonding device for manufacturing a semiconductor package | |
US20230098054A1 (en) | Electronic substrate stacking |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:INTERRANTE, MARIO J.;SAKUMA, KATSUYUKI;SIGNING DATES FROM 20141120 TO 20141121;REEL/FRAME:034598/0319 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20200621 |