US20160172308A1 - Overlay mark - Google Patents
Overlay mark Download PDFInfo
- Publication number
- US20160172308A1 US20160172308A1 US15/052,508 US201615052508A US2016172308A1 US 20160172308 A1 US20160172308 A1 US 20160172308A1 US 201615052508 A US201615052508 A US 201615052508A US 2016172308 A1 US2016172308 A1 US 2016172308A1
- Authority
- US
- United States
- Prior art keywords
- directional
- patterns
- pattern
- directional patterns
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70483—Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
- G03F7/70605—Workpiece metrology
- G03F7/70616—Monitoring the printed patterns
- G03F7/70633—Overlay, i.e. relative alignment between patterns printed by separate exposures in different layers, or in the same layer in multiple exposures or stitching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0332—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53271—Conductive materials containing semiconductor material, e.g. polysilicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/12—Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- This invention relates to an integrated circuit (IC) process, and particularly to an overlay mark applied in a lithography-etching-lithography-etching (LELE)-type double patterning lithography (DPL) process, and a method for forming the overlay mark.
- IC integrated circuit
- LELE lithography-etching-lithography-etching
- DPL double patterning lithography
- an IC wafer In order to check the alignment accuracy between patterns of a previous wafer layer and patterns of a current wafer layer that is more important as the linewidth gets smaller, an IC wafer is usually formed with many overlay marks thereon.
- the current layer may be patterned through a process including a first lithography step, a first etching step, a second lithography step and a second etching step in sequence, namely a LELE-type DPL process.
- linear patterns defined by the first lithography step and linear patterns defined by the second lithography step are formed in two separate overlay mark regions respectively with different parts of linear patterns of the previous layer. Therefore, a larger wafer area is required for forming overlay marks.
- this invention provides an overlay mark for a LELE-type double patterning lithography (DPL) process.
- DPL LELE-type double patterning lithography
- This invention also provides a method for forming the overlay mark of this invention.
- the overlay mark of this invention which is applied to a LELE-type DPL process including a first lithography step, a first etching step, a second lithography step and a second etching step in sequence, includes a first x-directional pattern and a first y-directional pattern of a previous layer, a plurality of second x-directional patterns and a plurality of second y-directional patterns of a current layer defined by the first lithography step, and a plurality of third x-directional patterns and a plurality of third y-directional patterns of the current layer defined by the second lithography step.
- the second x-directional patterns and the third x-directional patterns are arranged alternately, beside the first x-directional pattern.
- the second y-directional patterns and the third y-directional patterns are arranged alternately, beside the first y-directional pattern.
- a first x-directional pattern and a first y-directional pattern of the previous layer are formed.
- a plurality of second x-directional patterns and a plurality of second y-directional patterns of the current layer are formed in a first photoresist layer in the first lithography step.
- First overlay errors between the second x-directional patterns and the first x-directional pattern and between the second y-directional patterns and the first y-directional pattern are measured, and the first photoresist layer is retained if the first overlay errors are acceptable.
- the second x-directional patterns and the second y-directional patterns are transferred to a hard mask layer over the previous layer in the first etching step.
- a plurality of third x-directional patterns and a plurality of third y-directional patterns of the current layer are formed in a second photoresist layer in the second lithography step.
- Second overlay errors between the third x-directional patterns and the first x-directional pattern and between the third y-directional patterns and the first y-directional pattern are measured, and the second photoresist layer is retained if the second overlay errors are acceptable.
- the second x-directional patterns and the third x-directional patterns are arranged alternately beside the first x-directional pattern.
- the second y-directional patterns and the third y-directional patterns are arranged alternately beside the first y-directional pattern.
- each group independently has a trench form or a solid line form for each pattern in the group. It is also possible that each group independently has a linear shape or a non-linear shape for each pattern in the group.
- the wafer area required for forming overlay marks can be reduced.
- the overlay errors of the two lithography steps are measured with respect to the same patterns of the previous layer, the accuracy of the overlay errors measurement is improved.
- FIGS. 1A to 3A, 1B to 3B and IC schematically illustrate a method for forming an overlay mark for a LELE-type DPL process according to a first embodiment of this invention, wherein FIGS. 1A to 3A are cross-sectional views, FIGS. 1B to 3B are top views of linear patterns of the current layer with line B-B′ corresponding to the cross-sectional views, and FIG. 1C is a top view of a linear pattern of the previous layer in the overlay mark with line C-C′ corresponding to the cross-sectional views.
- FIGS. 4A and 4B schematically illustrate the last step in a method for forming an overlay mark according to a second embodiment of this invention, wherein FIG. 4A is a cross-sectional view, and FIG. 4B is a top view of linear patterns of the current layer with line B-B′ corresponding to the cross-sectional view of FIG. 4A .
- FIG. 5 schematically illustrates, in a top view, an overlay mark for a LELE-type DPL process according to a third embodiment of this invention, which is based on the basic structure as shown in FIG. 3A /B or FIG. 4A /B and FIG. 1C .
- the x-directional and y-directional patterns of the previous layer are in a solid line form and those of the current layer defined by the first lithography step are in a trench form in the following embodiments, it is possible that at least one group of the two groups of patterns is in a different form in other embodiments.
- each group of patterns has a linear shape for each pattern in the group in the following embodiments
- each group may alternatively independently have a non-linear shape for each pattern in the group in other embodiments.
- the non-linear shape may be a square shape, a rectangular shape, or an annular shape, etc.
- each group of patterns has a linear shape for each pattern in the group
- the linear patterns of the previous layer are much wider that the linear patterns of the current layer in the overlay mark in the illustrated embodiments, their width may be reduced to be comparable to that of the linear patterns of the current layer.
- each group of patterns has a linear shape for each pattern in the group
- there are a specific number of sets of alternately arranged linear patterns defined by the first lithography step and linear patterns defined by the second lithography step arranged in a particular manner in the third embodiment of this invention there may alternatively be a different number of such sets of linear patterns arranged in a different manner.
- FIGS. 1A to 3A, 1B to 3B and IC schematically illustrate a method for forming an overlay mark for a LELE-type DPL process according to the first embodiment of this invention, wherein FIGS. 1A to 3A are cross-sectional views, FIGS. 1B to 3B are top views of linear patterns of the current layer with line B-B′ corresponding to the cross-sectional views, and FIG. 1C is a top view of a linear pattern of the previous layer in the overlay mark with line C-C′ corresponding to the cross-sectional views.
- a linear pattern 10 of the previous layer is formed in the overlay mark region, simultaneously with the formation of the patterns of the previous layer in the device area (not shown).
- the previous layer may include a conductive layer to be electrically connected with.
- the conductive layer may include doped polysilicon.
- An insulating layer 12 which acts as a current layer to be formed with openings therein for electrical connection of the previous layer, is then formed covering the previous layer including the linear pattern 10 (the first x-directional pattern and the first y-directional pattern) in the overlay mark region.
- the DPL process to which the overlay mark is applied may be a process for forming dense contact openings in the insulating layer 12 .
- the insulating layer 12 may include silicon oxide or a low-k dielectric layer.
- a hard mask layer 14 is then formed over the insulating layer 12 , possibly including an advanced patterning film (APF), silicon nitride (SiN), or titanium nitride (TiN).
- APF advanced patterning film
- SiN silicon nitride
- TiN titanium nitride
- a first photoresist layer 16 is formed in the overlay mark region and the device area (not shown), and then a plurality of parallel trench patterns 18 (the second x-directional patterns and the second y-directional patterns) of the current layer are formed in the first photoresist layer 16 , simultaneously with the formation of a first part of the patterns of the current layer in the device area (not shown).
- the overlay error between the trench patterns 18 of the current layer and the linear pattern 10 of the previous layer is measured, and the first photoresist layer 16 is retained if the measured overlay error is acceptable.
- the trench patterns 18 are transferred to the hard mask layer 14 to form trench patterns 20 (the second x-directional patterns and the second y-directional patterns) of the current layer in the first etching step of the DPL process, simultaneously with the transfer of the first part of the patterns of the current layer to the hard mask layer 14 in the device area (not shown).
- the etching may be continued into the insulating layer 12 under the hard mask layer 14 , in both the overlay mark region and the device area (not shown).
- a second photoresist layer 22 is formed in the overlay mark region and the device area (not shown), and then a plurality of parallel trench patterns 24 (the third x-directional patterns and the third y-directional patterns) of the current layer are formed in the second photoresist layer 22 , simultaneously with the formation of a second part of the patterns of the current layer in the device area (not shown).
- the trench patterns 24 defined by the second lithography step and the trench patterns 20 defined by the first lithography step are arranged alternately and parallel with each other.
- the overlay error between the trench patterns 24 of the current layer and the linear pattern 10 of the previous layer is measured, and the second photoresist layer 22 is retained if the measured overlay error is acceptable.
- the linear patterns of the current layer defined by the second lithography step are trenches ( 24 ) in the second photoresist layer ( 22 ), they may alternatively be solid line patterns form from the second photoresist layer, as described in the second embodiment of this invention and schematically illustrated in FIGS. 4A and 4B , wherein FIG. 4A and FIG. 4B are a cross-sectional view and a top view, respectively.
- a second photoresist layer is formed in the overlay mark region and the device area (not shown), and then a plurality of parallel solid line patterns 22 a (the third x-directional patterns and the third y-directional patterns) of the current layer are formed from the second photoresist layer, simultaneously with the formation of a second part of the patterns of the current layer in the device area (not shown).
- the solid line patterns 22 a defined by the second lithography step and the trench patterns 20 defined by the first lithography step are arranged alternately and parallel with each other. Then, the overlay error between the line patterns 22 a of the current layer and the linear pattern 10 of the previous layer is measured, and the second photoresist layer is retained if the overlay error is acceptable.
- the overlay mark of this invention may include more than one x-directional linear patterns and more than one y-directional linear patterns of the previous layer, more than one aforementioned sets of x-directional linear patterns of the current layer defined by the first and second lithography steps, and more than one aforementioned sets of y-directional linear patterns of the current layer defined by the first and second lithography steps.
- One such example is described below.
- FIG. 5 schematically illustrates, in a top view, an overlay mark for a LELE-type DPL process according to the third embodiment of this invention, which is based on the basic structure as shown in FIG. 3A /B or FIG. 4A /B and FIG. 1C .
- the overlay mark has two regions for all the x-directional linear patterns 10 x , 20 x and 26 x of the previous layer and the current layer, and two regions for all the y-directional linear patterns 10 y , 20 y and 26 y of the previous layer and the current layer.
- the former two regions are arranged diagonally, so are the latter two regions.
- the linear patterns 10 x and 10 y of the previous layer corresponds to the aforementioned linear pattern 10 ( FIGS. 1-4 ) of the previous layer.
- the linear patterns 20 x and 20 y of the current layer are trench patterns corresponding to the aforementioned trench patterns 20 ( FIGS. 2-4 ) of the current layer defined by the first lithography step.
- the linear patterns 26 x and 26 y of the current layer correspond to the aforementioned trench patterns 24 ( FIG. 3 ) or solid line patterns 22 a ( FIG. 4 ) of the current layer defined by the second lithography step.
- the x-directional linear patterns 10 x are arranged in parallel, and plural sets of x-directional linear patterns 20 x and 26 x of the current layer defined by the first and the second lithography steps are arranged in parallel beside the x-directional linear patterns 10 x .
- the x-directional trench patterns 20 x of the current layer defined by the first lithography step and the x-directional linear patterns 26 x of the current layer defined by the second lithography step are arranged alternately beside one of the x-directional linear patterns 10 x.
- the y-directional linear patterns 10 y are arranged in parallel, and a plurality of sets of y-directional linear patterns 20 y and 26 y of the current layer defined by the first and second lithography steps are arranged in parallel beside the y-directional linear patterns 10 y .
- the y-directional trench patterns 20 y of the current layer defined by the first lithography step and the y-directional linear patterns 26 y of the current layer defined by the second lithography steps are arranged alternately beside one of the y-directional linear patterns 10 y.
- the wafer area required for forming overlay marks can be reduced.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Abstract
An overlay mark applied to a LELE-type double patterning lithography (DPL) process including a first lithography step, a first etching step, a second lithography step and a second etching step in sequence is described. The overlay mark includes a first x-directional pattern and a first y-directional pattern of a previous layer, second x-directional and y-directional patterns of a current layer defined by the first lithography step, and third x-directional and y-directional patterns of the current layer defined by the second lithography step. The second x-directional patterns and the third x-directional patterns are arranged alternately beside the first x-directional pattern. The second y-directional patterns and the third y-directional patterns are arranged alternately beside the first y-directional pattern.
Description
- This application is a divisional application of and claims the priority benefit of U.S. application Ser. No. 14/498,217, filed on Sep. 26, 2014, now allowed. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of this specification.
- 1. Field of Invention
- This invention relates to an integrated circuit (IC) process, and particularly to an overlay mark applied in a lithography-etching-lithography-etching (LELE)-type double patterning lithography (DPL) process, and a method for forming the overlay mark.
- 2. Description of Related Art
- In order to check the alignment accuracy between patterns of a previous wafer layer and patterns of a current wafer layer that is more important as the linewidth gets smaller, an IC wafer is usually formed with many overlay marks thereon.
- Meanwhile, as the linewidth gets smaller, various double patterning processes are utilized to form dense patterns with a pitch smaller than the lithographic resolution. For example, the current layer may be patterned through a process including a first lithography step, a first etching step, a second lithography step and a second etching step in sequence, namely a LELE-type DPL process.
- In such a process, conventionally, linear patterns defined by the first lithography step and linear patterns defined by the second lithography step are formed in two separate overlay mark regions respectively with different parts of linear patterns of the previous layer. Therefore, a larger wafer area is required for forming overlay marks.
- Moreover, because the overlay errors of the two lithography steps are measured with respect to different parts of linear patterns of the previous layer in different overlay marks, the accuracy of the overlay errors measurement is lower.
- In view of the foregoing, this invention provides an overlay mark for a LELE-type double patterning lithography (DPL) process.
- This invention also provides a method for forming the overlay mark of this invention.
- The overlay mark of this invention, which is applied to a LELE-type DPL process including a first lithography step, a first etching step, a second lithography step and a second etching step in sequence, includes a first x-directional pattern and a first y-directional pattern of a previous layer, a plurality of second x-directional patterns and a plurality of second y-directional patterns of a current layer defined by the first lithography step, and a plurality of third x-directional patterns and a plurality of third y-directional patterns of the current layer defined by the second lithography step. The second x-directional patterns and the third x-directional patterns are arranged alternately, beside the first x-directional pattern. The second y-directional patterns and the third y-directional patterns are arranged alternately, beside the first y-directional pattern.
- The method for forming the overlay mark of this invention is described below. A first x-directional pattern and a first y-directional pattern of the previous layer are formed. A plurality of second x-directional patterns and a plurality of second y-directional patterns of the current layer are formed in a first photoresist layer in the first lithography step. First overlay errors between the second x-directional patterns and the first x-directional pattern and between the second y-directional patterns and the first y-directional pattern are measured, and the first photoresist layer is retained if the first overlay errors are acceptable. The second x-directional patterns and the second y-directional patterns are transferred to a hard mask layer over the previous layer in the first etching step. A plurality of third x-directional patterns and a plurality of third y-directional patterns of the current layer are formed in a second photoresist layer in the second lithography step. Second overlay errors between the third x-directional patterns and the first x-directional pattern and between the third y-directional patterns and the first y-directional pattern are measured, and the second photoresist layer is retained if the second overlay errors are acceptable. The second x-directional patterns and the third x-directional patterns are arranged alternately beside the first x-directional pattern. The second y-directional patterns and the third y-directional patterns are arranged alternately beside the first y-directional pattern.
- In the above overlay mark or method of this invention, it is possible that among a first group including the first x-directional pattern and the first y-directional pattern, a second group including the second x-directional patterns and the second y-directional patterns, and a third group including the third x-directional patterns and the third y-directional patterns, each group independently has a trench form or a solid line form for each pattern in the group. It is also possible that each group independently has a linear shape or a non-linear shape for each pattern in the group.
- Since the x-directional and y-directional patterns defined by the first lithography step and those defined by the second lithography step are formed in the same overlay mark, the wafer area required for forming overlay marks can be reduced. Moreover, since the overlay errors of the two lithography steps are measured with respect to the same patterns of the previous layer, the accuracy of the overlay errors measurement is improved.
- In order to make the aforementioned and other objects, features and advantages of the present invention comprehensible, a preferred embodiment accompanied with figures is described in detail below.
-
FIGS. 1A to 3A, 1B to 3B and IC schematically illustrate a method for forming an overlay mark for a LELE-type DPL process according to a first embodiment of this invention, whereinFIGS. 1A to 3A are cross-sectional views,FIGS. 1B to 3B are top views of linear patterns of the current layer with line B-B′ corresponding to the cross-sectional views, andFIG. 1C is a top view of a linear pattern of the previous layer in the overlay mark with line C-C′ corresponding to the cross-sectional views. -
FIGS. 4A and 4B schematically illustrate the last step in a method for forming an overlay mark according to a second embodiment of this invention, whereinFIG. 4A is a cross-sectional view, andFIG. 4B is a top view of linear patterns of the current layer with line B-B′ corresponding to the cross-sectional view ofFIG. 4A . -
FIG. 5 schematically illustrates, in a top view, an overlay mark for a LELE-type DPL process according to a third embodiment of this invention, which is based on the basic structure as shown inFIG. 3A /B orFIG. 4A /B andFIG. 1C . - This invention will be further explained with the following embodiments and the accompanying drawings, which are not intended to restrict the scope of this invention.
- For example, though the x-directional and y-directional patterns of the previous layer are in a solid line form and those of the current layer defined by the first lithography step are in a trench form in the following embodiments, it is possible that at least one group of the two groups of patterns is in a different form in other embodiments.
- Moreover, though each group of patterns has a linear shape for each pattern in the group in the following embodiments, each group may alternatively independently have a non-linear shape for each pattern in the group in other embodiments. The non-linear shape may be a square shape, a rectangular shape, or an annular shape, etc.
- Furthermore, for the cases that each group of patterns has a linear shape for each pattern in the group, although the linear patterns of the previous layer are much wider that the linear patterns of the current layer in the overlay mark in the illustrated embodiments, their width may be reduced to be comparable to that of the linear patterns of the current layer.
- In addition, for the cases that each group of patterns has a linear shape for each pattern in the group, although there are a specific number of sets of alternately arranged linear patterns defined by the first lithography step and linear patterns defined by the second lithography step arranged in a particular manner in the third embodiment of this invention, there may alternatively be a different number of such sets of linear patterns arranged in a different manner.
-
FIGS. 1A to 3A, 1B to 3B and IC schematically illustrate a method for forming an overlay mark for a LELE-type DPL process according to the first embodiment of this invention, whereinFIGS. 1A to 3A are cross-sectional views,FIGS. 1B to 3B are top views of linear patterns of the current layer with line B-B′ corresponding to the cross-sectional views, andFIG. 1C is a top view of a linear pattern of the previous layer in the overlay mark with line C-C′ corresponding to the cross-sectional views. - It is particularly noted that only one linear pattern of the previous layer is illustrated in the figures and described below for both of the x-directional linear pattern and the y-directional linear pattern of the previous layer, since both of them have the same basic shape. Similarly, only one set of parallel linear patterns of the current layer is illustrated in the figures and described below for both of the x-directional linear patterns and the y-directional linear patterns of the current layer defined by the first and second lithography steps, since both of them have the same basic shape. Moreover, the device area is not illustrated in the figures, just for simplicity.
- Referring to
FIGS. 1A, 1B and 1C , alinear pattern 10 of the previous layer is formed in the overlay mark region, simultaneously with the formation of the patterns of the previous layer in the device area (not shown). The previous layer may include a conductive layer to be electrically connected with. The conductive layer may include doped polysilicon. - An insulating
layer 12, which acts as a current layer to be formed with openings therein for electrical connection of the previous layer, is then formed covering the previous layer including the linear pattern 10 (the first x-directional pattern and the first y-directional pattern) in the overlay mark region. The DPL process to which the overlay mark is applied may be a process for forming dense contact openings in the insulatinglayer 12. The insulatinglayer 12 may include silicon oxide or a low-k dielectric layer. Ahard mask layer 14 is then formed over the insulatinglayer 12, possibly including an advanced patterning film (APF), silicon nitride (SiN), or titanium nitride (TiN). - Thereafter, in the first lithography step of the DPL process, a
first photoresist layer 16 is formed in the overlay mark region and the device area (not shown), and then a plurality of parallel trench patterns 18 (the second x-directional patterns and the second y-directional patterns) of the current layer are formed in thefirst photoresist layer 16, simultaneously with the formation of a first part of the patterns of the current layer in the device area (not shown). The overlay error between thetrench patterns 18 of the current layer and thelinear pattern 10 of the previous layer is measured, and thefirst photoresist layer 16 is retained if the measured overlay error is acceptable. In measuring the overlay error, it is possible to measure the positions of the two outmost patterns 18-1 and 18-2 of thetrench patterns 18 and use the average value of them. - Referring to
FIGS. 2A and 2B , thetrench patterns 18 are transferred to thehard mask layer 14 to form trench patterns 20 (the second x-directional patterns and the second y-directional patterns) of the current layer in the first etching step of the DPL process, simultaneously with the transfer of the first part of the patterns of the current layer to thehard mask layer 14 in the device area (not shown). In the first etching step, the etching may be continued into the insulatinglayer 12 under thehard mask layer 14, in both the overlay mark region and the device area (not shown). - Referring to
FIGS. 3A and 3B , in the subsequent second lithography step of the DPL process, a second photoresist layer 22 is formed in the overlay mark region and the device area (not shown), and then a plurality of parallel trench patterns 24 (the third x-directional patterns and the third y-directional patterns) of the current layer are formed in the second photoresist layer 22, simultaneously with the formation of a second part of the patterns of the current layer in the device area (not shown). Thetrench patterns 24 defined by the second lithography step and thetrench patterns 20 defined by the first lithography step are arranged alternately and parallel with each other. Then, the overlay error between thetrench patterns 24 of the current layer and thelinear pattern 10 of the previous layer is measured, and the second photoresist layer 22 is retained if the measured overlay error is acceptable. In measuring the overlay error, it is possible to measure the positions of the two outmost patterns 24-1 and 24-2 of thetrench patterns 24 and use the average value of them. - Though the linear patterns of the current layer defined by the second lithography step are trenches (24) in the second photoresist layer (22), they may alternatively be solid line patterns form from the second photoresist layer, as described in the second embodiment of this invention and schematically illustrated in
FIGS. 4A and 4B , whereinFIG. 4A andFIG. 4B are a cross-sectional view and a top view, respectively. - Referring to
FIGS. 4A and 4B , in the second lithography step of the DPL process in the second embodiment of this invention, a second photoresist layer is formed in the overlay mark region and the device area (not shown), and then a plurality of parallelsolid line patterns 22 a (the third x-directional patterns and the third y-directional patterns) of the current layer are formed from the second photoresist layer, simultaneously with the formation of a second part of the patterns of the current layer in the device area (not shown). Thesolid line patterns 22 a defined by the second lithography step and thetrench patterns 20 defined by the first lithography step are arranged alternately and parallel with each other. Then, the overlay error between theline patterns 22 a of the current layer and thelinear pattern 10 of the previous layer is measured, and the second photoresist layer is retained if the overlay error is acceptable. - The overlay mark of this invention may include more than one x-directional linear patterns and more than one y-directional linear patterns of the previous layer, more than one aforementioned sets of x-directional linear patterns of the current layer defined by the first and second lithography steps, and more than one aforementioned sets of y-directional linear patterns of the current layer defined by the first and second lithography steps. One such example is described below.
-
FIG. 5 schematically illustrates, in a top view, an overlay mark for a LELE-type DPL process according to the third embodiment of this invention, which is based on the basic structure as shown inFIG. 3A /B orFIG. 4A /B andFIG. 1C . - Referring to
FIG. 5 , the overlay mark has two regions for all the x-directionallinear patterns linear patterns linear patterns FIGS. 1-4 ) of the previous layer. Thelinear patterns FIGS. 2-4 ) of the current layer defined by the first lithography step. Thelinear patterns FIG. 3 ) orsolid line patterns 22 a (FIG. 4 ) of the current layer defined by the second lithography step. - In any one of the two regions of x-directional patterns, the x-directional
linear patterns 10 x are arranged in parallel, and plural sets of x-directionallinear patterns linear patterns 10 x. In each of these sets, thex-directional trench patterns 20 x of the current layer defined by the first lithography step and the x-directionallinear patterns 26 x of the current layer defined by the second lithography step are arranged alternately beside one of the x-directionallinear patterns 10 x. - Similarly, in any one of the two regions of y-directional patterns, the y-directional
linear patterns 10 y are arranged in parallel, and a plurality of sets of y-directionallinear patterns linear patterns 10 y. In each of these set, the y-directional trench patterns 20 y of the current layer defined by the first lithography step and the y-directionallinear patterns 26 y of the current layer defined by the second lithography steps are arranged alternately beside one of the y-directionallinear patterns 10 y. - Since the linear patterns defined by the first lithography step and those defined by the second lithography step are formed in the same overlay mark as exemplified in the above embodiments, the wafer area required for forming overlay marks can be reduced.
- Moreover, since the overlay errors of the two lithography steps are measured with respect to the same linear patterns of the previous layer as exemplified in the above embodiments, the accuracy of the overlay errors measurement is improved.
- This invention has been disclosed above in the preferred embodiments, but is not limited to those. It is known to persons skilled in the art that some modifications and innovations may be made without departing from the spirit and scope of this invention. Hence, the scope of this invention should be defined by the following claims.
Claims (9)
1. An overlay mark applied to a double patterning lithography (DPL) process including a first lithography step, a first etching step, a second lithography step and a second etching step in sequence, comprising:
a first x-directional pattern and a first y-directional pattern of a previous layer;
a plurality of second x-directional patterns and a plurality of second y-directional patterns of a current layer, defined by the first lithography step; and
a plurality of third x-directional patterns and a plurality of third y-directional patterns of the current layer, defined by the second lithography step,
wherein the second x-directional patterns and the third x-directional patterns are arranged alternately beside the first x-directional pattern, and the second y-directional patterns and the third y-directional patterns are arranged alternately beside the first y-directional pattern.
2. The overlay mark of claim 1 , wherein among a first group including the first x-directional pattern and the first y-directional pattern, a second group including the second x-directional patterns and the second y-directional patterns, and a third group including the third x-directional patterns and the third y-directional patterns, each group independently has a trench form or a solid line form for each pattern in the group.
3. The overlay mark of claim 1 , wherein among a first group including the first x-directional pattern and the first y-directional pattern, a second group including the second x-directional patterns and the second y-directional patterns, and a third group including the third x-directional patterns and the third y-directional patterns, each group independently has a linear shape or a non-linear shape for each pattern in the group.
4. The overlay mark of claim 1 , wherein the previous layer comprises a conductive layer to be electrically connected with, and the current layer comprises an insulating layer covering the conductive layer.
5. The overlay mark of claim 4 , wherein the conductive layer comprises doped polysilicon.
6. The overlay mark of claim 4 , wherein the DPL process is for forming dense contact openings in the insulating layer.
7. The overlay mark of claim 4 , wherein the third x-directional patterns and the third y-directional patterns of the current layer defined by the second lithography step are all trench patterns in a photoresist layer.
8. The overlay mark of claim 4 , wherein the second x-directional patterns and the second y-directional patterns defined by the first lithography step are all formed in a hard mask layer.
9. The overlay mark of claim 8 , wherein the hard mask layer comprises an advanced patterning film (APF), silicon nitride (SiN), or titanium nitride (TiN).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/052,508 US20160172308A1 (en) | 2014-09-26 | 2016-02-24 | Overlay mark |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/498,217 US9305884B1 (en) | 2014-09-26 | 2014-09-26 | Overlay mark and method for forming the same |
US15/052,508 US20160172308A1 (en) | 2014-09-26 | 2016-02-24 | Overlay mark |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/498,217 Division US9305884B1 (en) | 2014-09-26 | 2014-09-26 | Overlay mark and method for forming the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20160172308A1 true US20160172308A1 (en) | 2016-06-16 |
Family
ID=55585283
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/498,217 Active US9305884B1 (en) | 2014-09-26 | 2014-09-26 | Overlay mark and method for forming the same |
US15/052,508 Abandoned US20160172308A1 (en) | 2014-09-26 | 2016-02-24 | Overlay mark |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/498,217 Active US9305884B1 (en) | 2014-09-26 | 2014-09-26 | Overlay mark and method for forming the same |
Country Status (1)
Country | Link |
---|---|
US (2) | US9305884B1 (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW201640228A (en) * | 2015-05-12 | 2016-11-16 | 聯華電子股份有限公司 | Overlay mark pattern and method of correcting overlay error |
US9470987B1 (en) * | 2015-10-22 | 2016-10-18 | United Microelectronics Corp. | Overlay mask |
KR102495480B1 (en) * | 2017-02-10 | 2023-02-02 | 케이엘에이 코포레이션 | Mitigation of inaccuracies related to grating asymmetries in scatterometry measurements |
TWI730050B (en) | 2017-02-15 | 2021-06-11 | 聯華電子股份有限公司 | Overlay mark and method for evaluating stability of semiconductor manufacturing process |
US10748821B2 (en) | 2017-04-26 | 2020-08-18 | Samsung Electronics Co., Ltd. | Method and system for measuring pattern placement error on a wafer |
CN110299345B (en) * | 2018-03-22 | 2020-09-29 | 联华电子股份有限公司 | Method for measuring mark and monitoring semiconductor manufacturing process |
US11367718B1 (en) * | 2020-12-16 | 2022-06-21 | Winbond Electronics Corp. | Layout for measuring overlapping state |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7190823B2 (en) | 2002-03-17 | 2007-03-13 | United Microelectronics Corp. | Overlay vernier pattern for measuring multi-layer overlay alignment accuracy and method for measuring the same |
US7687209B2 (en) | 2006-03-21 | 2010-03-30 | Asml Netherlands B.V. | Lithographic apparatus and device manufacturing method with double exposure overlay control |
JP2009238777A (en) | 2008-03-25 | 2009-10-15 | Toshiba Corp | Manufacturing method of semiconductor device |
WO2012080008A2 (en) * | 2010-12-17 | 2012-06-21 | Carl Zeiss Sms Gmbh | Method and apparatus for correcting errors on a wafer processed by a photolithographic mask |
-
2014
- 2014-09-26 US US14/498,217 patent/US9305884B1/en active Active
-
2016
- 2016-02-24 US US15/052,508 patent/US20160172308A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
US20160093573A1 (en) | 2016-03-31 |
US9305884B1 (en) | 2016-04-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9305884B1 (en) | Overlay mark and method for forming the same | |
TWI552270B (en) | Semiconductor device and method of fabricating thereof | |
US8966410B2 (en) | Semiconductor structure and method for fabricating semiconductor layout | |
CN109075121B (en) | Back end line metallization layer for semiconductor structure and method of fabricating the same | |
TW201830533A (en) | Method of fabricating semiconductor device having interconnect structure | |
US10483159B2 (en) | Multi-metal fill with self-align patterning | |
US9646865B1 (en) | Interconnection structure, fabricating method thereof, and exposure alignment system | |
US9245844B2 (en) | Pitch-halving integrated circuit process and integrated circuit structure made thereby | |
US7688083B2 (en) | Analogue measurement of alignment between layers of a semiconductor device | |
CN109786239B (en) | Method for forming alignment mask or group of alignment masks, semiconductor device | |
US9746786B2 (en) | Overlay mask | |
US20180342421A1 (en) | Multi-directional self-aligned multiple patterning | |
US8084872B2 (en) | Overlay mark, method of checking local aligmnent using the same and method of controlling overlay based on the same | |
US9418887B2 (en) | Method of manufacturing semiconductor device | |
KR20160029778A (en) | Conductive line patterning | |
JP2012124457A (en) | Overlay vernier mask pattern, method of forming the same, semiconductor element containing overlay vernier pattern, and method of forming the same | |
US8399359B2 (en) | Manufacturing method for dual damascene structure | |
CN108630660B (en) | Semiconductor structure and forming method thereof | |
TWI538015B (en) | Method for fabricating semiconductor device | |
CN110690194B (en) | Method for manufacturing alignment mark structure | |
US9748139B1 (en) | Method of fabricating dual damascene structure | |
JP2009004793A (en) | Method of forming alignment key of semiconductor device | |
US10192824B2 (en) | Edge structure for multiple layers of devices, and method for fabricating the same | |
US9508645B1 (en) | Contact pad structure | |
US11581278B2 (en) | Semiconductor device and method of forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: UNITED MICROELECTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIOU, EN-CHIUAN;KUO, TENG-CHIN;CHEN, YI-TING;REEL/FRAME:037817/0983 Effective date: 20140827 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |