US20160131954A1 - Array substrate, liquid crystal display panel and liquid crystal display - Google Patents
Array substrate, liquid crystal display panel and liquid crystal display Download PDFInfo
- Publication number
- US20160131954A1 US20160131954A1 US14/420,372 US201414420372A US2016131954A1 US 20160131954 A1 US20160131954 A1 US 20160131954A1 US 201414420372 A US201414420372 A US 201414420372A US 2016131954 A1 US2016131954 A1 US 2016131954A1
- Authority
- US
- United States
- Prior art keywords
- sub
- pixels
- row
- numbered
- pixel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 68
- 239000004973 liquid crystal related substance Substances 0.000 title claims description 45
- 239000010409 thin film Substances 0.000 claims description 22
- 239000007788 liquid Substances 0.000 claims description 3
- 230000007547 defect Effects 0.000 abstract description 7
- 238000000034 method Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1335—Structural association of cells with optical devices, e.g. polarisers or reflectors
- G02F1/133509—Filters, e.g. light shielding masks
- G02F1/133514—Colour filters
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
- G02F1/134336—Matrix
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3614—Control of polarity reversal in general
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
- G02F1/134345—Subdivided pixels, e.g. for grey scale or redundancy
-
- G02F2001/134345—
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0421—Structural details of the set of electrodes
- G09G2300/0426—Layout of electrodes and connections
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0223—Compensation for problems related to R-C delay and attenuation in electrodes of matrix panels, e.g. in gate electrodes or on-substrate video signal electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0233—Improving the luminance or brightness uniformity across the screen
Definitions
- the present invention relates to liquid crystal display technology, and more particularly to an array substrate, a liquid crystal display panel and a liquid crystal display.
- a liquid crystal display is a thin flat display device and a LCD panel is an important part of the liquid crystal display.
- the LCD panel at least includes an array substrate and a color filter substrate disposed opposite to each other, and a liquid crystal layer disposed between the array substrate and the color filter substrate.
- a pixel array, data lines and scanning lines crossed with each other are disposed in the array substrate.
- the data lines provide data signals to the pixel array, and the scanning lines provide scanning signals to sub-pixels.
- pixels in a same column are connected to a same data line, and the same data line provides data signals for all the pixels in the column.
- Pixels in a same row are connected to a same scanning line, and the same scanning line provides scanning signals for all the pixels in the row.
- there are many other layout designs of data lines and scanning lines and one of the layout designs can reduce the number of data lines in half and this layout is called a data line share configuration.
- FIG. 1 is a schematic view illustrating a part of an array substrate has the conventional data line share configuration.
- the array substrate there are a pixel array, which includes sub-pixels P 11 , P 12 , P 13 , P 22 , and P 23 , data lines D 1 ⁇ D 5 , and scanning lines G 1 ⁇ G 6 crossed with the data lines D 1 ⁇ D 5 .
- Two horizontally adjacent sub-pixels in the pixel array share a common data line (for example, the sub-pixels P 12 and P 13 share the data line D 2 , and the sub-pixels P 22 and P 23 share the data line D 2 ). According to this configuration, the number data lines can be reduced in half in comparison to the conventional pixel driving array of LCD.
- Adjacent sub-pixels in a same row are connected to different scanning lines (for example, the sub-pixels P 12 and P 13 are connected to scanning lines G 1 and G 2 , respectively), every two sub-pixels, which has one sub-pixel disposed therebetween, are connected to a same scanning line (for example, the sub-pixels P 11 and P 13 are connected to the scanning line G 2 ), vertically adjacent sub-pixels are connected to different scanning lines (for example, the sub-pixels P 12 and P 22 are connected to scanning lines G 2 and G 3 , respectively). According to this configuration, the number of scanning lines is doubled in comparison to the conventional pixel driving array.
- the LCD is usually driven using a dot inversion manner. That is, adjacent two data lines have opposite signal polarity, a same data line has opposite signal polarity at adjacent rows. As the data lines has a certain impedance, delay distortion will occur during the transmission of data signals, and this causes the difference of pixel charging rate between two adjacent columns of data lines.
- D (odd) is the wave shape of data lines of odd numbers while D (even) is the wave shape of data lines of even numbers.
- D (odd) and D (even) have opposite signal polarity.
- the dashed wave shape is the theoretical wave shape
- the solid wave shape is the actual wave shape having delay distortion.
- the data line D 2 charges the sub-pixels P 12 , P 13 , P 22 and P 23 in the same sequence.
- the data line D 2 charges two sub-pixels P 12 , P 13 and the two sub-pixels P 22 , P 23 in a same signal polarity cycle, respectively.
- insufficient charging exists in the sub-pixels P 12 and P 22 that are firstly charged due to the signal distortion and the sub-pixels P 12 and P 22 have lower brightness.
- the sub-pixels P 13 and P 23 that are finally charged have higher charging rate and have higher brightness. Taking a look at the entire column, a bright-dark line is produced. Similarly, a plurality of spaced bright-dark lines along the vertical direction will be produced in the entire LCD panel, and the display quality is reduced.
- embodiments of the present invention provides an array substrate. By designing the layout of the sub-pixels, the data lines and the scanning lines in the array substrate, the defect of vertical bright-dark lines in LCD panel including the array substrate is alleviated.
- An array substrate includes a sub-pixel array, a plurality of data lines and a plurality of scanning lines.
- a column group is formed between every two adjacent data lines.
- Each column group includes two columns of sub-pixels.
- Sub-pixels in column groups numbered with odd numbers are connected to a closer one of the two adjacent data lines disposed at opposite sides of a corresponding column group.
- Sub-pixels in column groups numbered with even numbers and in rows numbered with odd numbers are connected to a closer one of the two adjacent data lines.
- Sub-pixels in column groups numbered with even numbers and in rows numbered with even numbers are connected to a farther one of the two adjacent data lines.
- the plurality of scanning lines divide the sub-pixel array into a plurality of row groups and each row group includes one or two rows of sub-pixels.
- each row of sub-pixels in a column group numbered with an even number is connected to a scanning line disposed on a top of a corresponding row of sub-pixels
- each row of sub-pixels in a column group numbered with an odd number is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels.
- each sub-pixel numbered with i and i+1 in each row of the row groups is connected to a scanning line disposed on a top of a corresponding row of sub-pixels
- each sub-pixel numbered with j and j+3 in each row of the row groups is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels.
- each row of sub-pixels in a column group numbered with an odd number is connected to a scanning line disposed on a top of a corresponding row of sub-pixels
- each row of sub-pixels in a column group numbered with an even number is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels.
- each sub-pixel numbered with j and j+3 in each row of the row groups is connected to a scanning line disposed on a top of a corresponding row of sub-pixels
- each sub-pixel numbered with i and i+1 in each row of the row groups is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels.
- each sub-pixel is connected to a corresponding data line and a corresponding scanning line via a switching element.
- the switching element is a thin film transistor, a gate electrode of the thin film transistor is electrically connected to the corresponding scanning line, a source electrode of the thin film transistor is electrically connected to the corresponding data line, and a drain electrode of the thin film transistor is electrically connected to the sub-pixel.
- a liquid crystal display panel includes a display unit.
- the display unit includes an array substrate, a color filter substrate disposed opposite to the array substrate, and a liquid layer interposed between the array substrate and the color filter substrate.
- the array substrate includes a sub-pixel array, a plurality of data lines and a plurality of scanning lines.
- a column group is formed between every two adjacent data lines.
- Each column group includes two columns of sub-pixels.
- Sub-pixels in column groups numbered with odd numbers are connected to a closer one of the two adjacent data lines disposed at opposite sides of a corresponding column group.
- Sub-pixels in column groups numbered with even numbers and in rows numbered with odd numbers are connected to a closer one of the two adjacent data lines.
- Sub-pixels in column groups numbered with even numbers and in rows numbered with even numbers are connected to a farther one of the two adjacent data lines.
- the plurality of scanning lines divide the sub-pixel array into a plurality of row groups and each row group includes one or two rows of sub-pixels.
- each row of sub-pixels in a column group numbered with an even number is connected to a scanning line disposed on a top of a corresponding row of sub-pixels
- each row of sub-pixels in a column group numbered with an odd number is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels.
- each sub-pixel numbered with i and i+1 in each row of the row groups is connected to a scanning line disposed on a top of a corresponding row of sub-pixels
- each sub-pixel numbered with j and j+3 in each row of the row groups is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels.
- each row of sub-pixels in a column group numbered with an odd number is connected to a scanning line disposed on a top of a corresponding row of sub-pixels
- each row of sub-pixels in a column group numbered with an even number is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels.
- each sub-pixel numbered with j and j+3 in each row of the row groups is connected to a scanning line disposed on a top of a corresponding row of sub-pixels
- each sub-pixel numbered with i and i+1 in each row of the row groups is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels.
- each sub-pixel is connected to a corresponding data line and a corresponding scanning line via a switching element.
- the switching element is a thin film transistor, a gate electrode of the thin film transistor is electrically connected to the corresponding scanning line, a source electrode of the thin film transistor is electrically connected to the corresponding data line, and a drain electrode of the thin film transistor is electrically connected to the sub-pixel.
- the liquid crystal display panel further includes a gate driver and a source driver, the gate driver provides scanning signals to the sub-pixel array via the scanning lines, and the source driver provides data signals to the sub-pixel array via the data lines.
- the sub-pixels include red sub-pixels, green sub-pixels and blue sub-pixels.
- the liquid crystal display panel is driven using a dot inversion manner.
- a liquid crystal display includes a liquid crystal display panel and a backlight module, the liquid crystal display panel and the backlight module are disposed opposite to each other, the backlight module provides light source to the liquid crystal display panel for enabling the liquid crystal display panel to display images.
- the liquid crystal display panel is the liquid crystal display panel described above.
- the array substrate Compared to the prior art, the array substrate provided by embodiments has an improved layout design.
- the layout of the sub-pixels, the data lines and the scanning lines in the array substrate there are alternately distributed sufficiently charged sub-pixels and insufficiently charged sub-pixels exist in a same column of sub-pixels when a dot inversion driving is used (here, the sufficiently charged sub-pixels and insufficiently charged sub-pixels are defined relatively). Therefore, a LCD panel including the array substrate has even brightness uniformity, and the defect of vertical bright-dark lines is alleviated.
- FIG. 1 is a schematic view illustrating a part of an array substrate has the conventional data line share configuration.
- FIG. 2 is a wave shape diagram illustrating the dot inversion driving.
- FIG. 3 is a schematic view illustrating a part of a data line share array substrate provided by an embodiment 1 of the present invention.
- FIG. 4 is a schematic view illustrating a connection structure that the data lines and scanning lines of sub-pixels are connected using thin film transistors in accordance with an embodiment of the present invention.
- FIG. 5 is a schematic view of the array substrate provided in the embodiment 1 after charging.
- FIG. 6 a schematic view illustrating a part of a data line share array substrate provided by an embodiment 2 of the present invention.
- FIG. 7 is a schematic view of the array substrate provided in the embodiment 2 after charging.
- FIG. 8 is a schematic view of a liquid crystal display provided by an embodiment 3 of the present invention.
- FIG. 9 is a schematic view of a liquid crystal display panel provided by the embodiment 3 of the present invention.
- FIG. 10 is a schematic view of a display unit provided by the embodiment 3 of the present invention.
- an object of the present invention is to alleviate the defect that vertical bright-dark lines exist in LCD panel of data line share configuration.
- An array substrate is provided.
- the array substrate includes a sub-pixels array, a plurality of data lines and a plurality of scanning lines.
- the data lines are crossed with the scanning lines with each other.
- a column group is disposed between every two adjacent data lines in the plurality of data lines; each column group includes two columns of sub-pixels.
- the data lines are numbered with continuous natural numbers.
- each of the sub-pixels is connected to a closer one of the two data lines disposed at opposite sides of the column group.
- each of the sub-pixels is connected to a farther one of the two data lines disposed at opposite of the column group.
- the closer one or farther one is defined relatively to another one.
- the sub-pixel array is also divided into a plurality of row groups, and each of the row groups includes one or two rows of sub-pixels.
- the row groups are numbered with continuous natural numbers.
- each row of sub-pixels in a column group numbered with an even number is connected to a scanning line disposed on a top of the row of a corresponding row of sub-pixels
- each row of sub-pixels in a column group numbered with an odd number is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels.
- each sub-pixel numbered with i and i+1 in each row of the row groups is connected to a scanning line disposed on a top of a corresponding row of sub-pixels
- each sub-pixel numbered with j and j+3 in each row of the row groups is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels.
- each row of sub-pixels in a column group numbered with an odd number is connected to a scanning line disposed on a top of a corresponding row of sub-pixels
- each row of sub-pixels in a column group numbered with an even number is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels.
- each sub-pixel numbered with j and j+3 in each row of the row groups being connected to a scanning line disposed on a top of a corresponding row of sub-pixels
- each sub-pixel numbered with i and i+1 in each row of the row groups being connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels.
- connection of one row of sub-pixels in the row group to the data lines and scanning lines is completely same to that of another row of sub-pixels. That is, the two rows of sub-pixels are used as repeating units.
- FIG. 3 is a schematic view illustrating a part of a data line share array substrate provided by an embodiment 1 of the present invention.
- P 11 is the first sub-pixel at the top-left side
- P 78 is the last sub-pixel at the bottom right side.
- each column group includes two columns of sub-pixels (e.g., a first column and a second column of sub-pixels in the column group 11 ).
- each sub-pixel is connected to a closer one of the two data lines disposed at opposite sides of the column group (e.g, in the sub-pixels of the column group 11 , a sub-pixel Ply is connected to the data line D 1 , and a sub-pixel P 2 y is connected to the data line D 2 ).
- each sub-pixel in a row numbered with an odd number is connected to a closer one of the two data lines disposed at opposite sides of the column group (e.g, in sub-pixels P 13 and P 14 of a first row of the column group 12 , the sub-pixel P 13 is connected to the data ine D 2 , and the sub-pixel P 14 is connected to the data line D 3 ).
- each sub-pixel in a row numbered with an even number is connected to a farther one of the two data lines disposed at opposite sides of the column group (e.g, in sub-pixels P 23 and P 24 of a second row of the column group 12 , the sub-pixel P 23 is connected to the data ine D 3 , and the sub-pixel P 24 is connected to the data line D 2 ).
- the closer one or farther one is defined relatively to another one.
- each row of sub-pixels having two corresponding scanning lines disposed at top and bottom of the corresponding row, respectively.
- the two scanning lines are only used to drive the same row of sub-pixels (e.g., the two scanning lines at top and bottom of a first row of sub-pixels shown in the figure is the scanning lines G 11 and G 21 , respectively, and the scanning lines G 11 and G 21 are only used to drive the first row of sub-pixels).
- the sub-pixel array is divided into row groups 21 , 22 , 23 , 24 , 25 , 26 and 27 .
- each row group includes one row of sub-pixels. That is, the row group 21 includes one row of sub-pixels; the row group 22 includes one row of sub-pixels, and so on.
- the sub-pixels and the scanning lines are connected in the following manners.
- each sub-pixel is connected to a corresponding scanning line disposed on a top of a corresponding row (e.g., sub-pixels P 13 , P 14 , in the row group 21 and the column group 12 are both connected to the scanning line G 11 , sub-pixels P 73 , P 74 in the row group 27 and the column group 12 are both connected to the gate line G 17 ).
- each sub-pixel is connected to a corresponding scanning line disposed on a bottom of a corresponding row (e.g., sub-pixels P 11 , P 12 , in the row group 21 and the column group 11 are both connected to the scanning line G 21 , sub-pixels P 71 , P 72 in the row group 27 and the column group 11 are both connected to the gate line G 27 ).
- each sub-pixel is connected to a corresponding scanning line disposed on a top of a corresponding row (e.g., a second sub-pixel P 22 and a third sub-pixel P 23 in the row group 22 are connected to the scanning line G 12 , a second sub-pixel P 62 and a third sub-pixel P 63 in the row group 26 are connected to the scanning line G 16 ).
- each sub-pixel is connected to a corresponding scanning line disposed on a bottom of a corresponding row (e.g., a first sub-pixel P 21 and a fourth sub-pixel P 24 in the row group 22 are connected to the scanning line G 22 , a first sub-pixel P 62 and a fourth sub-pixel P 64 in the row group 26 are connected to the scanning line G 26 ).
- each sub-pixel is connected to a corresponding scanning line disposed on a top of a corresponding row (e.g., sub-pixels P 31 , P 32 , in the row group 23 and the column group 11 are both connected to the scanning line G 13 , sub-pixels P 51 , P 52 in the row group 25 and the column group 11 are both connected to the gate line 15 ).
- each sub-pixel is connected to a corresponding scanning line disposed on a bottom of a corresponding row (e.g., sub-pixels P 33 , P 34 , in the row group 23 and the column group 12 are both connected to the scanning line G 23 , sub-pixels P 33 , P 34 n the row group 25 and the column group 12 are both connected to the gate line G 25 ).
- each sub-pixel is connected to a corresponding scanning line disposed on a top of a corresponding row (e.g., a first sub-pixel P 41 and a fourth sub-pixel P 44 in the row group 24 are connected to the scanning line G 14 ).
- each sub-pixel is connected to a corresponding scanning line disposed on a bottom of a corresponding row (e.g., a second sub-pixel P 42 and a third sub-pixel P 43 in the row group 24 are connected to the scanning line G 24 ).
- Each sub-pixel Pxy is connected to the corresponding data line and scanning lines using a switching element.
- the switching element in the present embodiment is a thin film transistor (TFT).
- a gate electrode 10 a of the TFT is electrically connected to a corresponding scanning line G 11
- a source electrode 10 b of the TFT is electrically connected to a corresponding data line D 2
- a drain electrode 10 c of the TFT is electrically connected to the sub-pixel P 13 .
- the charging process is described taking the sub-pixels P 12 , P 13 P 22 , P 23 , P 32 , P 33 , P 42 , P 43 , P 52 , P 53 , P 62 , P 63 , P 72 , P 73 disposed at two sides of the data line D 2 as a example. Referring to FIG. 3 , when the scanning line G 11 , G 21 , . . .
- G 17 , and G 27 are switched on sequentially, the sub-pixels P 12 , P 13 , P 22 , P 32 , P 33 , P 42 , P 52 , P 53 , P 62 , P 72 and P 73 are charged by the data line D 2 , the sub-pixels P 23 , P 43 and P 63 are charged by the data line D 3 .
- the sub-pixels P 12 , P 42 and P 72 are sub-pixels that are sufficiently charged
- the sub-pixels P 22 , P 32 , P 52 and P 62 are sub-pixels that are insufficiently charged.
- the sub-pixels P 33 , P 43 , and P 53 are sub-pixels that are sufficiently charged
- the sub-pixels P 13 , P 23 , P 63 and P 73 are sub-pixels that are insufficiently charged sub-pixels.
- FIG. 5 shows the distribution of sufficiently charged sub-pixels and insufficiently charged sub-pixels in a frame period of the above array substrate.
- the white portions represent sufficiently charged sub-pixels
- the shadow portions represent insufficiently charged sub-pixels.
- a LCD panel including the array substrate has even brightness uniformity, and the defect of vertical bright-dark lines is alleviated.
- the array substrate of the present embodiment can be obtained by repeating the partial structure shown in the FIG. 3 in the horizontal and vertical directions.
- FIG. 6 a schematic view illustrating a part of a data line share array substrate provided by the present embodiment.
- the sub-pixels array is divided into row groups 21 a, 22 a, 23 a, 24 a, 25 a, 26 a and 27 a along a distribution direction of the scanning lines.
- Each row group includes two rows of sub-pixels. As shown in FIG.
- the row group 21 a includes the 1st row and the 2nd row of sub-pixels
- the row group 22 a includes the 3rd row and the 4th row of sub-pixels
- the row group 23 a includes the 5th row and the 6th row of sub-pixels
- the row group 24 a includes the 7th row and the 8th row of sub-pixels
- the row group 25 a includes the 9th row and the 10th row of sub-pixels
- the row group 23 a includes the 11th row and the 12th row of sub-pixels
- the row group 27 a includes the 13th row and the 14th row of sub-pixels.
- connection of one row of sub-pixels in the row group to the data lines and scanning lines is completely same to that of another row of sub-pixels. That is, the two rows of sub-pixels are used as repeating units.
- the two vertically adjacent sub-pixels e.g., the sub-pixels P 11 and P 21
- All the sub-pixels in the 1st row and the 2nd row are connected to the data lines and scanning lines in a manner same to the row group 21 of embodiment 1.
- the row group 22 a corresponds to the row group 21 of embodiment 1
- the row group 23 a corresponds to the row group 23 of embodiment 1
- the row group 24 a corresponds to the row group 24 of embodiment 1
- the row group 25 a corresponds to the row group 25 of embodiment 1
- the row group 26 a corresponds to the row group 26 of embodiment 1
- the row group 27 a corresponds to the row group 27 of embodiment 1.
- FIG. 7 shows the distribution of sufficiently charged sub-pixels and insufficiently charged sub-pixels in a frame period of the above array substrate.
- the white portions represent sufficiently charged sub-pixels
- the shadow portions represent insufficiently charged sub-pixels.
- the array substrate of the present embodiment can be obtained by repeating the partial structure shown in the FIG. 6 in the horizontal and vertical directions many times.
- the present embodiment provides a LCD panel and a LCD including the LCD panel.
- the LCD includes a LCD panel 100 and a backlight module 200 .
- the LCD panel 100 and the backlight module 200 are opposite to each other.
- the backlight module 200 provides light source to the LCD panel 100 for displaying images.
- the LCD panel 100 includes a display unit 1 having a sub-pixel array, a gate driver 2 and a source driver 3 .
- the gate driver 2 provides scanning signals Gate to the sub-pixel array via the scanning lines
- the source driver 3 provides data signals Data to the sub-pixels array via the data lines.
- FIG. 10 is a schematic view of the display unit 1 .
- the display unit 1 includes an array substrate 1 a, a color filter substrate 1 b disposed opposite to the array substrate 1 a, and a liquid crystal layer 1 c interposed between the array substrate 1 a and the color filter substrate.
- the array substrate 1 a can be an array substrate provided by the embodiment 1 and embodiment 2.
- the sub-pixel Pxy includes a red sub-pixel, a green sub-pixel and a blue sub-pixel.
- the array substrate provided by embodiments has an improved layout design.
- the layout of the sub-pixels, the data lines and the scanning lines in the array substrate there are alternately distributed sufficiently charged sub-pixels and insufficiently charged sub-pixels exist in a same column of sub-pixels when a dot inversion driving is used (here, the sufficiently charged sub-pixels and insufficiently charged sub-pixels are defined relatively). Therefore, a LCD panel including the array substrate has even brightness uniformity, and the defect of vertical bright-dark lines is alleviated.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Nonlinear Science (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Mathematical Physics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Optics & Photonics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Theoretical Computer Science (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Geometry (AREA)
- Liquid Crystal (AREA)
Abstract
Description
- The present invention relates to liquid crystal display technology, and more particularly to an array substrate, a liquid crystal display panel and a liquid crystal display.
- A liquid crystal display (LCD) is a thin flat display device and a LCD panel is an important part of the liquid crystal display. The LCD panel at least includes an array substrate and a color filter substrate disposed opposite to each other, and a liquid crystal layer disposed between the array substrate and the color filter substrate. A pixel array, data lines and scanning lines crossed with each other are disposed in the array substrate. The data lines provide data signals to the pixel array, and the scanning lines provide scanning signals to sub-pixels. In a conventional array substrate, pixels in a same column are connected to a same data line, and the same data line provides data signals for all the pixels in the column. Pixels in a same row are connected to a same scanning line, and the same scanning line provides scanning signals for all the pixels in the row. In an array substrate, there are many other layout designs of data lines and scanning lines, and one of the layout designs can reduce the number of data lines in half and this layout is called a data line share configuration.
-
FIG. 1 is a schematic view illustrating a part of an array substrate has the conventional data line share configuration. In the array substrate, there are a pixel array, which includes sub-pixels P11, P12, P13, P22, and P23, data lines D1˜D5, and scanning lines G1˜G6 crossed with the data lines D1˜D5. Two horizontally adjacent sub-pixels in the pixel array share a common data line (for example, the sub-pixels P12 and P13 share the data line D2, and the sub-pixels P22 and P23 share the data line D2). According to this configuration, the number data lines can be reduced in half in comparison to the conventional pixel driving array of LCD. Adjacent sub-pixels in a same row are connected to different scanning lines (for example, the sub-pixels P12 and P13 are connected to scanning lines G1 and G2, respectively), every two sub-pixels, which has one sub-pixel disposed therebetween, are connected to a same scanning line (for example, the sub-pixels P11 and P13 are connected to the scanning line G2), vertically adjacent sub-pixels are connected to different scanning lines (for example, the sub-pixels P12 and P22 are connected to scanning lines G2 and G3, respectively). According to this configuration, the number of scanning lines is doubled in comparison to the conventional pixel driving array. - Since the doubled number of scanning lines reduced the scan time allocated to each scanning line, the charging time of sub-pixels is also reduced. Currently, the LCD is usually driven using a dot inversion manner. That is, adjacent two data lines have opposite signal polarity, a same data line has opposite signal polarity at adjacent rows. As the data lines has a certain impedance, delay distortion will occur during the transmission of data signals, and this causes the difference of pixel charging rate between two adjacent columns of data lines. As shown in wave shape of driving signals of
FIG. 2 , D (odd) is the wave shape of data lines of odd numbers while D (even) is the wave shape of data lines of even numbers. D (odd) and D (even) have opposite signal polarity. InFIG. 2 , the dashed wave shape is the theoretical wave shape, and the solid wave shape is the actual wave shape having delay distortion. Referring toFIG. 1 , taking the wave shape D (even) at the data line D2 as an example, when the scanning lines G1˜G4 are switched on sequentially, the data line D2 charges the sub-pixels P12, P13, P22 and P23 in the same sequence. The data line D2 charges two sub-pixels P12, P13 and the two sub-pixels P22, P23 in a same signal polarity cycle, respectively. In a same signal polarity cycle, insufficient charging exists in the sub-pixels P12 and P22 that are firstly charged due to the signal distortion and the sub-pixels P12 and P22 have lower brightness. The sub-pixels P13 and P23 that are finally charged have higher charging rate and have higher brightness. Taking a look at the entire column, a bright-dark line is produced. Similarly, a plurality of spaced bright-dark lines along the vertical direction will be produced in the entire LCD panel, and the display quality is reduced. - Based on the above, it is desired to provide a solution to overcome the defect of bright-dark lines in liquid crystal display panels.
- To overcome the shortcomings of the prior techniques, embodiments of the present invention provides an array substrate. By designing the layout of the sub-pixels, the data lines and the scanning lines in the array substrate, the defect of vertical bright-dark lines in LCD panel including the array substrate is alleviated.
- To achieve the above object, embodiments of the present invention are provided as follows.
- An array substrate includes a sub-pixel array, a plurality of data lines and a plurality of scanning lines.
- A column group is formed between every two adjacent data lines. Each column group includes two columns of sub-pixels. Sub-pixels in column groups numbered with odd numbers are connected to a closer one of the two adjacent data lines disposed at opposite sides of a corresponding column group. Sub-pixels in column groups numbered with even numbers and in rows numbered with odd numbers are connected to a closer one of the two adjacent data lines. Sub-pixels in column groups numbered with even numbers and in rows numbered with even numbers are connected to a farther one of the two adjacent data lines.
- Two scanning lines are disposed at top and bottom of each row of sub-pixels and the two scanning lines are configured only for driving a same corresponding row of sub-pixels. The plurality of scanning lines divide the sub-pixel array into a plurality of row groups and each row group includes one or two rows of sub-pixels. In the row groups numbered n and n+6, each row of sub-pixels in a column group numbered with an even number is connected to a scanning line disposed on a top of a corresponding row of sub-pixels, each row of sub-pixels in a column group numbered with an odd number is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels. In the row groups numbered n+1 and n+5, each sub-pixel numbered with i and i+1 in each row of the row groups is connected to a scanning line disposed on a top of a corresponding row of sub-pixels, and each sub-pixel numbered with j and j+3 in each row of the row groups is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels. In the row groups numbered n+2 and n+4, each row of sub-pixels in a column group numbered with an odd number is connected to a scanning line disposed on a top of a corresponding row of sub-pixels, each row of sub-pixels in a column group numbered with an even number is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels. In the row groups numbered n+3, each sub-pixel numbered with j and j+3 in each row of the row groups is connected to a scanning line disposed on a top of a corresponding row of sub-pixels, and each sub-pixel numbered with i and i+1 in each row of the row groups is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels. n=1, 5, 9, . . . n−4, n; i=2, 6, 10, . . . i−4, i; j=1, 5, 9, . . . j−4, j
- According to another aspect, each sub-pixel is connected to a corresponding data line and a corresponding scanning line via a switching element.
- According to another aspect, the switching element is a thin film transistor, a gate electrode of the thin film transistor is electrically connected to the corresponding scanning line, a source electrode of the thin film transistor is electrically connected to the corresponding data line, and a drain electrode of the thin film transistor is electrically connected to the sub-pixel.
- According to another aspect, a liquid crystal display panel is provided. The liquid crystal display panel includes a display unit. The display unit includes an array substrate, a color filter substrate disposed opposite to the array substrate, and a liquid layer interposed between the array substrate and the color filter substrate.
- The array substrate includes a sub-pixel array, a plurality of data lines and a plurality of scanning lines.
- A column group is formed between every two adjacent data lines. Each column group includes two columns of sub-pixels. Sub-pixels in column groups numbered with odd numbers are connected to a closer one of the two adjacent data lines disposed at opposite sides of a corresponding column group. Sub-pixels in column groups numbered with even numbers and in rows numbered with odd numbers are connected to a closer one of the two adjacent data lines. Sub-pixels in column groups numbered with even numbers and in rows numbered with even numbers are connected to a farther one of the two adjacent data lines.
- Two scanning lines are disposed at top and bottom of each row of sub-pixels and the two scanning lines are configured only for driving a same corresponding row of sub-pixels. The plurality of scanning lines divide the sub-pixel array into a plurality of row groups and each row group includes one or two rows of sub-pixels. In the row groups numbered n and n+6, each row of sub-pixels in a column group numbered with an even number is connected to a scanning line disposed on a top of a corresponding row of sub-pixels, each row of sub-pixels in a column group numbered with an odd number is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels. In the row groups numbered n+1 and n+5, each sub-pixel numbered with i and i+1 in each row of the row groups is connected to a scanning line disposed on a top of a corresponding row of sub-pixels, and each sub-pixel numbered with j and j+3 in each row of the row groups is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels. In the row groups numbered n+2 and n+4, each row of sub-pixels in a column group numbered with an odd number is connected to a scanning line disposed on a top of a corresponding row of sub-pixels, each row of sub-pixels in a column group numbered with an even number is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels. In the row groups numbered n+3, each sub-pixel numbered with j and j+3 in each row of the row groups is connected to a scanning line disposed on a top of a corresponding row of sub-pixels, and each sub-pixel numbered with i and i+1 in each row of the row groups is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels. n=1, 5, 9, . . . n−4, n; i=2, 6, 10, . . . i−4, i; j=1, 5, 9, . . . j-4, j
- According to another aspect, each sub-pixel is connected to a corresponding data line and a corresponding scanning line via a switching element.
- According to another aspect, the switching element is a thin film transistor, a gate electrode of the thin film transistor is electrically connected to the corresponding scanning line, a source electrode of the thin film transistor is electrically connected to the corresponding data line, and a drain electrode of the thin film transistor is electrically connected to the sub-pixel.
- According to another aspect, the liquid crystal display panel further includes a gate driver and a source driver, the gate driver provides scanning signals to the sub-pixel array via the scanning lines, and the source driver provides data signals to the sub-pixel array via the data lines.
- According to another aspect, the sub-pixels include red sub-pixels, green sub-pixels and blue sub-pixels.
- According to another aspect, the liquid crystal display panel is driven using a dot inversion manner.
- According to another aspect, a liquid crystal display is provided. The liquid crystal display includes a liquid crystal display panel and a backlight module, the liquid crystal display panel and the backlight module are disposed opposite to each other, the backlight module provides light source to the liquid crystal display panel for enabling the liquid crystal display panel to display images. The liquid crystal display panel is the liquid crystal display panel described above.
- Compared to the prior art, the array substrate provided by embodiments has an improved layout design. By designing the layout of the sub-pixels, the data lines and the scanning lines in the array substrate, there are alternately distributed sufficiently charged sub-pixels and insufficiently charged sub-pixels exist in a same column of sub-pixels when a dot inversion driving is used (here, the sufficiently charged sub-pixels and insufficiently charged sub-pixels are defined relatively). Therefore, a LCD panel including the array substrate has even brightness uniformity, and the defect of vertical bright-dark lines is alleviated.
-
FIG. 1 is a schematic view illustrating a part of an array substrate has the conventional data line share configuration. -
FIG. 2 is a wave shape diagram illustrating the dot inversion driving. -
FIG. 3 is a schematic view illustrating a part of a data line share array substrate provided by anembodiment 1 of the present invention. -
FIG. 4 is a schematic view illustrating a connection structure that the data lines and scanning lines of sub-pixels are connected using thin film transistors in accordance with an embodiment of the present invention. -
FIG. 5 is a schematic view of the array substrate provided in theembodiment 1 after charging. -
FIG. 6 a schematic view illustrating a part of a data line share array substrate provided by anembodiment 2 of the present invention. -
FIG. 7 is a schematic view of the array substrate provided in theembodiment 2 after charging. -
FIG. 8 is a schematic view of a liquid crystal display provided by anembodiment 3 of the present invention. -
FIG. 9 is a schematic view of a liquid crystal display panel provided by theembodiment 3 of the present invention. -
FIG. 10 is a schematic view of a display unit provided by theembodiment 3 of the present invention. - As described above, an object of the present invention is to alleviate the defect that vertical bright-dark lines exist in LCD panel of data line share configuration. An array substrate is provided. The array substrate includes a sub-pixels array, a plurality of data lines and a plurality of scanning lines. The data lines are crossed with the scanning lines with each other. By designing the layout of the sub-pixels, the data lines and the scanning lines in the array substrate, there are alternately distributed sufficiently charged sub-pixels and insufficiently charged sub-pixels exist in a same column of sub-pixels when a dot inversion driving is used.
- For the connection of the sub-pixels and the data lines, a column group is disposed between every two adjacent data lines in the plurality of data lines; each column group includes two columns of sub-pixels.
- From the left end to the right end, the data lines are numbered with continuous natural numbers. For sub-pixels in a column group numbered with odd numbers, each of the sub-pixels is connected to a closer one of the two data lines disposed at opposite sides of the column group. For sub-pixels in a column group numbered with even numbers, each of the sub-pixels is connected to a farther one of the two data lines disposed at opposite of the column group. Here, the closer one or farther one is defined relatively to another one.
- For the connection of the sub-pixels and the scanning lines, first, two scanning lines are disposed at top and bottom sides of each row of sub-pixels, and these two scanning lines are only used to drive a same row of sub-pixels. Then, the sub-pixel array is also divided into a plurality of row groups, and each of the row groups includes one or two rows of sub-pixels.
- Specifically, from the top end to the bottom end, the row groups are numbered with continuous natural numbers.
- In the row groups numbered n and n+6, each row of sub-pixels in a column group numbered with an even number is connected to a scanning line disposed on a top of the row of a corresponding row of sub-pixels, each row of sub-pixels in a column group numbered with an odd number is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels.
- In the row groups numbered n+1 and n+5, each sub-pixel numbered with i and i+1 in each row of the row groups is connected to a scanning line disposed on a top of a corresponding row of sub-pixels, and each sub-pixel numbered with j and j+3 in each row of the row groups is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels.
- In the row groups numbered n+2 and n+4, each row of sub-pixels in a column group numbered with an odd number is connected to a scanning line disposed on a top of a corresponding row of sub-pixels, each row of sub-pixels in a column group numbered with an even number is connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels.
- In the row groups numbered n+3, each sub-pixel numbered with j and j+3 in each row of the row groups being connected to a scanning line disposed on a top of a corresponding row of sub-pixels, and each sub-pixel numbered with i and i+1 in each row of the row groups being connected to a scanning line disposed on a bottom of a corresponding row of sub-pixels.
- n=1, 5, 9, . . . n−4, n; i=2, 6, 10, . . . i−4, i; j=1, 5, 9, . . . j−4, j
- In the above connection manner of the sub-pixels and the scanning lines, when a row group includes two rows of sub-pixels, the connection of one row of sub-pixels in the row group to the data lines and scanning lines is completely same to that of another row of sub-pixels. That is, the two rows of sub-pixels are used as repeating units.
- To make the object, technical solutions and advantages of the present invention more clearly, embodiments of the present invention will be described in detail accompanying with figures.
-
FIG. 3 is a schematic view illustrating a part of a data line share array substrate provided by anembodiment 1 of the present invention. In the following context, Pxy is used to represent a certain sub-pixel, wherein x=1˜7 and y=1˜8. As shown inFIG. 3 , P11 is the first sub-pixel at the top-left side, and P78 is the last sub-pixel at the bottom right side. - As shown in
FIG. 3 , in the data lines D1˜D5, there arecolumn groups - In the
column groups column group 11, a sub-pixel Ply is connected to the data line D1, and a sub-pixel P2 y is connected to the data line D2). In thecolumn groups column group 12, the sub-pixel P13 is connected to the data ine D2, and the sub-pixel P14 is connected to the data line D3). In thecolumn groups column group 12, the sub-pixel P23 is connected to the data ine D3, and the sub-pixel P24 is connected to the data line D2). Here, the closer one or farther one is defined relatively to another one. - For scanning lines G11˜G17 and G21˜G27, each row of sub-pixels having two corresponding scanning lines disposed at top and bottom of the corresponding row, respectively. The two scanning lines are only used to drive the same row of sub-pixels (e.g., the two scanning lines at top and bottom of a first row of sub-pixels shown in the figure is the scanning lines G11 and G21, respectively, and the scanning lines G11 and G21 are only used to drive the first row of sub-pixels). Then, the sub-pixel array is divided into
row groups row group 21 includes one row of sub-pixels; therow group 22 includes one row of sub-pixels, and so on. - The sub-pixels and the scanning lines are connected in the following manners.
- For sub-pixels in the
row groups even numbers row group 21 and thecolumn group 12 are both connected to the scanning line G11, sub-pixels P73, P74 in therow group 27 and thecolumn group 12 are both connected to the gate line G17). For sub-pixels in therow groups odd numbers row group 21 and thecolumn group 11 are both connected to the scanning line G21, sub-pixels P71, P72 in therow group 27 and thecolumn group 11 are both connected to the gate line G27). - For sub-pixels numbered with i and i+1 in each row of the
row groups row group 22 are connected to the scanning line G12, a second sub-pixel P62 and a third sub-pixel P63 in therow group 26 are connected to the scanning line G16). For sub-pixels numbered with j and j+3 in each row of therow groups row group 22 are connected to the scanning line G22, a first sub-pixel P62 and a fourth sub-pixel P64 in therow group 26 are connected to the scanning line G26). i=2, 6; j=1, 5. - For sub-pixels in the
row groups odd numbers row group 23 and thecolumn group 11 are both connected to the scanning line G13, sub-pixels P51, P52 in therow group 25 and thecolumn group 11 are both connected to the gate line 15). For sub-pixels in therow groups even numbers row group 23 and thecolumn group 12 are both connected to the scanning line G23, sub-pixels P33, P34 n therow group 25 and thecolumn group 12 are both connected to the gate line G25). - For sub-pixels numbered with j and j+3 in each row of the
row group 24, each sub-pixel is connected to a corresponding scanning line disposed on a top of a corresponding row (e.g., a first sub-pixel P41 and a fourth sub-pixel P44 in therow group 24 are connected to the scanning line G14). For sub-pixels numbered with i and i+1 in each row of therow group 24, each sub-pixel is connected to a corresponding scanning line disposed on a bottom of a corresponding row (e.g., a second sub-pixel P42 and a third sub-pixel P43 in therow group 24 are connected to the scanning line G24). i=2, 6; j=1, 5. - Each sub-pixel Pxy is connected to the corresponding data line and scanning lines using a switching element. In detail, as shown in
FIG. 4 , taking the sub-pixel P13 as an example, the switching element in the present embodiment is a thin film transistor (TFT). Agate electrode 10 a of the TFT is electrically connected to a corresponding scanning line G11, asource electrode 10 b of the TFT is electrically connected to a corresponding data line D2, and adrain electrode 10 c of the TFT is electrically connected to the sub-pixel P13. - If a dot inversion driving manner is used, the charging process is described taking the sub-pixels P12, P13 P22, P23, P32, P33, P42, P43, P52, P53, P62, P63, P72, P73 disposed at two sides of the data line D2 as a example. Referring to
FIG. 3 , when the scanning line G11, G21, . . . G17, and G27 are switched on sequentially, the sub-pixels P12, P13, P22, P32, P33, P42, P52, P53, P62, P72 and P73 are charged by the data line D2, the sub-pixels P23, P43 and P63 are charged by the data line D3. In the sub-pixels of the column Px2, the sub-pixels P12, P42 and P72 are sub-pixels that are sufficiently charged, the sub-pixels P22, P32, P52 and P62 are sub-pixels that are insufficiently charged. In the sub-pixels of the column Px3, the sub-pixels P33, P43, and P53 are sub-pixels that are sufficiently charged, the sub-pixels P13, P23, P63 and P73 are sub-pixels that are insufficiently charged sub-pixels. -
FIG. 5 shows the distribution of sufficiently charged sub-pixels and insufficiently charged sub-pixels in a frame period of the above array substrate. In the figure, the white portions represent sufficiently charged sub-pixels, and the shadow portions represent insufficiently charged sub-pixels. As shown in the figure, in sub-pixels of a same column, sufficiently charged sub-pixels and insufficiently charged sub-pixels are alternately distributed, and in sub-pixels of a same row, there are also alternately distributed sufficiently charged sub-pixels and insufficiently charged sub-pixels. Therefore, a LCD panel including the array substrate has even brightness uniformity, and the defect of vertical bright-dark lines is alleviated. - The array substrate of the present embodiment can be obtained by repeating the partial structure shown in the
FIG. 3 in the horizontal and vertical directions. -
FIG. 6 a schematic view illustrating a part of a data line share array substrate provided by the present embodiment. Differing from theembodiment 1, in the present embodiment, the sub-pixels array is divided intorow groups FIG. 6 , the row group 21 a includes the 1st row and the 2nd row of sub-pixels, the row group 22 a includes the 3rd row and the 4th row of sub-pixels, therow group 23 a includes the 5th row and the 6th row of sub-pixels, the row group 24 a includes the 7th row and the 8th row of sub-pixels, therow group 25 a includes the 9th row and the 10th row of sub-pixels, therow group 23 a includes the 11th row and the 12th row of sub-pixels, and therow group 27 a includes the 13th row and the 14th row of sub-pixels. - The connection of one row of sub-pixels in the row group to the data lines and scanning lines is completely same to that of another row of sub-pixels. That is, the two rows of sub-pixels are used as repeating units. For example, in all the sub-pixels in the 1st row and the 2nd row in the row group 21 a, the two vertically adjacent sub-pixels (e.g., the sub-pixels P11 and P21) have the same connection manner. All the sub-pixels in the 1st row and the 2nd row are connected to the data lines and scanning lines in a manner same to the
row group 21 ofembodiment 1. Similarly, the row group 22 a corresponds to therow group 21 ofembodiment 1, therow group 23 a corresponds to therow group 23 ofembodiment 1, the row group 24 a corresponds to therow group 24 ofembodiment 1, therow group 25 a corresponds to therow group 25 ofembodiment 1, therow group 26 a corresponds to therow group 26 ofembodiment 1, and therow group 27 a corresponds to therow group 27 ofembodiment 1. -
FIG. 7 shows the distribution of sufficiently charged sub-pixels and insufficiently charged sub-pixels in a frame period of the above array substrate. In the figure, the white portions represent sufficiently charged sub-pixels, and the shadow portions represent insufficiently charged sub-pixels. - The array substrate of the present embodiment can be obtained by repeating the partial structure shown in the
FIG. 6 in the horizontal and vertical directions many times. - Referring to
FIGS. 8 and 9 , the present embodiment provides a LCD panel and a LCD including the LCD panel. As shown inFIG. 8 , the LCD includes aLCD panel 100 and abacklight module 200. TheLCD panel 100 and thebacklight module 200 are opposite to each other. Thebacklight module 200 provides light source to theLCD panel 100 for displaying images. - As shown in
FIG. 9 , theLCD panel 100 includes adisplay unit 1 having a sub-pixel array, agate driver 2 and asource driver 3. Thegate driver 2 provides scanning signals Gate to the sub-pixel array via the scanning lines, and thesource driver 3 provides data signals Data to the sub-pixels array via the data lines. -
FIG. 10 is a schematic view of thedisplay unit 1. Thedisplay unit 1 includes an array substrate 1 a, a color filter substrate 1 b disposed opposite to the array substrate 1 a, and a liquid crystal layer 1 c interposed between the array substrate 1 a and the color filter substrate. The array substrate 1 a can be an array substrate provided by theembodiment 1 andembodiment 2. The sub-pixel Pxy includes a red sub-pixel, a green sub-pixel and a blue sub-pixel. - In summary, the array substrate provided by embodiments has an improved layout design. By designing the layout of the sub-pixels, the data lines and the scanning lines in the array substrate, there are alternately distributed sufficiently charged sub-pixels and insufficiently charged sub-pixels exist in a same column of sub-pixels when a dot inversion driving is used (here, the sufficiently charged sub-pixels and insufficiently charged sub-pixels are defined relatively). Therefore, a LCD panel including the array substrate has even brightness uniformity, and the defect of vertical bright-dark lines is alleviated.
- The above description is only detail embodiments of the present application. It is to be noted that those ordinarily skilled in the art would make improvements and modifications to these embodiments without departing from the principle of the present application, and these improvements and modifications should also be included in the scope of the present application.
Claims (15)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410627510.1A CN104298041B (en) | 2014-11-10 | 2014-11-10 | Array substrate, liquid crystal display panel and liquid crystal display |
CN201410627510.1 | 2014-11-10 | ||
PCT/CN2014/090950 WO2016074181A1 (en) | 2014-11-10 | 2014-11-12 | Array substrate, liquid crystal panel and liquid crystal display |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160131954A1 true US20160131954A1 (en) | 2016-05-12 |
US9341905B1 US9341905B1 (en) | 2016-05-17 |
Family
ID=55912140
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/420,372 Active US9341905B1 (en) | 2014-11-10 | 2014-11-12 | Array substrate, liquid crystal display panel and liquid crystal display |
Country Status (1)
Country | Link |
---|---|
US (1) | US9341905B1 (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9523901B2 (en) * | 2014-11-10 | 2016-12-20 | Shenzhen China Star Optoelectronics Technology Co., Ltd | Array substrate, liquid crystal panel and liquid crystal display device |
US20170236467A1 (en) * | 2015-10-30 | 2017-08-17 | Shenzhen China Star Optelectronics Technology | Data line share (dls) array substrates and the display devices thereof |
US9965994B2 (en) | 2015-10-29 | 2018-05-08 | Shenzhen China Star Optoelectronics Technology Co., Ltd | Data line share (DLS) array substrates and the display devices thereof for reducing signal delay |
US20200152132A1 (en) * | 2018-11-09 | 2020-05-14 | Lg Display Co., Ltd. | Display panel and display device |
CN111522161A (en) * | 2020-05-29 | 2020-08-11 | 厦门天马微电子有限公司 | Array substrate, display panel, display device and driving method |
US10985190B2 (en) * | 2017-11-22 | 2021-04-20 | Au Optronics Corporation | Active device substrate and fabricating method thereof |
CN114387934A (en) * | 2022-01-26 | 2022-04-22 | 福建华佳彩有限公司 | LCD display method for improving burning performance |
CN114509900A (en) * | 2022-04-20 | 2022-05-17 | 惠科股份有限公司 | Display panel, display module and display device |
US20220320195A1 (en) * | 2018-09-27 | 2022-10-06 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | Array Substrate Having Detection Line Structures Between Rows of Sub-Pixels and Detection Method Thereof, and Display Panel Having the Same |
US20230030789A1 (en) * | 2021-07-30 | 2023-02-02 | HKC Corporation Limited | Display panel, driving method and display device |
WO2023019866A1 (en) * | 2021-08-16 | 2023-02-23 | 惠科股份有限公司 | Driving circuit of display panel and driving device |
US12022713B2 (en) * | 2018-09-27 | 2024-06-25 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | Array substrate having detection line structures between rows of sub-pixels and detection method thereof, and display panel having the same |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102502183B1 (en) | 2018-04-10 | 2023-02-22 | 삼성디스플레이 주식회사 | Display module |
CN109697967A (en) * | 2019-03-08 | 2019-04-30 | 京东方科技集团股份有限公司 | A kind of dot structure and its driving method, display device |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101490789B1 (en) * | 2008-12-18 | 2015-02-06 | 삼성디스플레이 주식회사 | Liqiud crystal display |
KR101604140B1 (en) * | 2009-12-03 | 2016-03-17 | 엘지디스플레이 주식회사 | Liquid crystal display |
KR20120010777A (en) * | 2010-07-27 | 2012-02-06 | 엘지디스플레이 주식회사 | Liquid crystal display |
KR102015638B1 (en) * | 2012-01-03 | 2019-08-29 | 삼성디스플레이 주식회사 | Method of driving display panel and display apparatus for performing the same |
KR20140058252A (en) * | 2012-11-06 | 2014-05-14 | 엘지디스플레이 주식회사 | Liquid crystal display device and driving method the same |
KR102020354B1 (en) * | 2013-03-12 | 2019-11-05 | 삼성디스플레이 주식회사 | Display apparatus |
CN103926775A (en) * | 2013-07-12 | 2014-07-16 | 上海天马微电子有限公司 | Display panel and displayer |
KR102084231B1 (en) * | 2013-08-29 | 2020-03-04 | 삼성디스플레이 주식회사 | Organic light emitting display device and driving method thereof |
-
2014
- 2014-11-12 US US14/420,372 patent/US9341905B1/en active Active
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9523901B2 (en) * | 2014-11-10 | 2016-12-20 | Shenzhen China Star Optoelectronics Technology Co., Ltd | Array substrate, liquid crystal panel and liquid crystal display device |
US9965994B2 (en) | 2015-10-29 | 2018-05-08 | Shenzhen China Star Optoelectronics Technology Co., Ltd | Data line share (DLS) array substrates and the display devices thereof for reducing signal delay |
US20170236467A1 (en) * | 2015-10-30 | 2017-08-17 | Shenzhen China Star Optelectronics Technology | Data line share (dls) array substrates and the display devices thereof |
US10242612B2 (en) * | 2015-10-30 | 2019-03-26 | Shenzhen China Star Optoelectronics Technology Co., Ltd | Array substrates and display devices |
US10985190B2 (en) * | 2017-11-22 | 2021-04-20 | Au Optronics Corporation | Active device substrate and fabricating method thereof |
US12022713B2 (en) * | 2018-09-27 | 2024-06-25 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | Array substrate having detection line structures between rows of sub-pixels and detection method thereof, and display panel having the same |
US20220320195A1 (en) * | 2018-09-27 | 2022-10-06 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | Array Substrate Having Detection Line Structures Between Rows of Sub-Pixels and Detection Method Thereof, and Display Panel Having the Same |
US20200152132A1 (en) * | 2018-11-09 | 2020-05-14 | Lg Display Co., Ltd. | Display panel and display device |
US10923038B2 (en) * | 2018-11-09 | 2021-02-16 | Lg Display Co., Ltd. | Display panel and display device |
CN111522161A (en) * | 2020-05-29 | 2020-08-11 | 厦门天马微电子有限公司 | Array substrate, display panel, display device and driving method |
US11961439B2 (en) * | 2021-07-30 | 2024-04-16 | HKC Corporation Limited | Display panel, driving method and display device |
US20230030789A1 (en) * | 2021-07-30 | 2023-02-02 | HKC Corporation Limited | Display panel, driving method and display device |
WO2023019866A1 (en) * | 2021-08-16 | 2023-02-23 | 惠科股份有限公司 | Driving circuit of display panel and driving device |
US11978377B2 (en) | 2021-08-16 | 2024-05-07 | HKC Corporation Limited | Driving circuit and driving device for display panel |
CN114387934A (en) * | 2022-01-26 | 2022-04-22 | 福建华佳彩有限公司 | LCD display method for improving burning performance |
CN114509900A (en) * | 2022-04-20 | 2022-05-17 | 惠科股份有限公司 | Display panel, display module and display device |
US12020663B2 (en) | 2022-04-20 | 2024-06-25 | HKC Corporation Limited | Display panel, display module, and display device |
Also Published As
Publication number | Publication date |
---|---|
US9341905B1 (en) | 2016-05-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9341905B1 (en) | Array substrate, liquid crystal display panel and liquid crystal display | |
CN107886923B (en) | The driving method and display device of display panel | |
JP6355182B2 (en) | TFT array substrate | |
US9523901B2 (en) | Array substrate, liquid crystal panel and liquid crystal display device | |
US9460670B2 (en) | Array substrate, liquid crystal display panel and liquid crystal display device | |
US9589515B2 (en) | Display panel and display device | |
US20150170590A1 (en) | Liquid crystal display and method for driving the same | |
US10403648B2 (en) | Array substrates with adjacent sub-pixels having opposite polarities | |
RU2673705C2 (en) | Matrix substrate, liquid crystal display panel and liquid crystal display | |
CN105702226A (en) | Display panel driving method, display panel and display device | |
US20130256707A1 (en) | Array substrate and pixel unit of display panel | |
CN105158997A (en) | Thin film transistor array substrate | |
CN104678668A (en) | Thin film transistor array substrate and liquid crystal display panel | |
CN107633827B (en) | Display panel driving method and display device | |
US9811189B2 (en) | Display device | |
CN107978287B (en) | The driving method and display device of display panel | |
WO2020077898A1 (en) | Display panel and driving method therefor | |
CN110333632B (en) | Array substrate, display panel and display device | |
WO2017063239A1 (en) | Array substrate, liquid crystal display panel, and drive method | |
US20150332639A1 (en) | Pixel structure and driving method thereof, display panel and display device | |
CN107863082B (en) | The driving method and display device of display panel | |
CN104966483B (en) | Dot structure and its driving method, display panel and display device | |
CN107145018B (en) | Pixel arrangement unit, pixel arrangement structure and display panel | |
CN105278133A (en) | Liquid crystal display device | |
JP6906066B2 (en) | Liquid crystal display panel and equipment |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO. Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LI, QIANQIAN;HSU, JE-HAO;CHEN, CAIQIN;REEL/FRAME:034913/0663 Effective date: 20141201 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |