US20160099765A1 - Diversity receiver - Google Patents
Diversity receiver Download PDFInfo
- Publication number
- US20160099765A1 US20160099765A1 US14/855,428 US201514855428A US2016099765A1 US 20160099765 A1 US20160099765 A1 US 20160099765A1 US 201514855428 A US201514855428 A US 201514855428A US 2016099765 A1 US2016099765 A1 US 2016099765A1
- Authority
- US
- United States
- Prior art keywords
- signal
- mixer
- phase
- local oscillation
- signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000010355 oscillation Effects 0.000 claims abstract description 37
- 238000010586 diagram Methods 0.000 description 12
- 230000000295 complement effect Effects 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 230000000630 rising effect Effects 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000004590 computer program Methods 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B7/00—Radio transmission systems, i.e. using radiation field
- H04B7/02—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas
- H04B7/04—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas
- H04B7/08—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the receiving station
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B7/00—Radio transmission systems, i.e. using radiation field
- H04B7/02—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas
- H04B7/04—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas
- H04B7/08—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the receiving station
- H04B7/0837—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the receiving station using pre-detection combining
- H04B7/084—Equal gain combining, only phase adjustments
Definitions
- the present disclosure relates to a diversity receiver.
- a diversity receiver using a plurality of antennas is known.
- A. Afsahi et al. “A Low-Power Single-Weight-Combiner 802.11abg SoC in 0.13 ⁇ m CMOS for Embedded Applications Utilizing An Area and Power Efficient Cartesian Phase Shifter and Mixer Circuit”, IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1101-1118, May 2008, a receiving sensitivity of such a diversity receiver is improved by adjusting a phase of a signal from each antenna, using a time-constant circuit that includes a resistor and a capacitor, and by combining adjusted signals such that a receiving level becomes largest.
- the related art has a problem of a large circuit size of the time-constant circuit.
- the overall circuit size will further increases, because a time-constant circuit is desired to be provided for each operational frequency.
- a non-limiting exemplary embodiment of the present disclosure provides a diversity receiver that can adjust a phase without using a time-constant circuit.
- the techniques disclosed here feature a diversity receiver including a local oscillation signal generator, a first frequency converter, a second frequency converter, and a combiner.
- the local oscillation signal generator generates a plurality of local oscillation signals, each local oscillation signal having a phase different from one another.
- the first frequency converter includes a first switching mixer which is controlled to be on or off by at least one of the plurality of local oscillation signals, and converts a frequency of a first input signal to generate a first output signal by combining the first input signal with the plurality of local oscillation signals.
- the second frequency converter includes a plurality of logic circuits, each logic circuit delivers a corresponding one of the plurality of local oscillation signals, and a second switching mixer which is controlled to be on or off by an output of the plurality of logic circuits, and converts a frequency of a second input signal to generate a second output signal by combining the second input signal with the plurality of local oscillation signals.
- Each output of the plurality of logic circuits is activated or deactivated in accordance with a corresponding one of phase control signals, each phase control signal indicating a phase adjustment amount to the corresponding one of the plurality of local oscillation signals.
- the combiner combines the first output signal and the second output signal.
- adjusting a phase without using a time-constant circuit can reduce a circuit size than in the related art.
- FIG. 1 is a block diagram illustrating the configuration of a diversity receiver according to a first embodiment of the present disclosure
- FIG. 2 is a circuit diagram illustrating a detailed configuration example of a local oscillation signal generator in FIG. 1 ;
- FIG. 3 is a signal waveform diagram for describing the operation of the local oscillation signal generator in FIG. 2 ;
- FIG. 4 is a circuit diagram illustrating a detailed configuration example of a mixer and a phase adjusting mixer in FIG. 1 ;
- FIG. 5 is a block diagram illustrating the configuration of a diversity receiver according to a second embodiment of the present disclosure
- FIG. 6 is a circuit diagram illustrating a detailed configuration example of a local oscillation signal generator in FIG. 5 ;
- FIG. 7 is a signal waveform diagram for describing the operation of the local oscillation signal generator in FIG. 6 ;
- FIG. 8 is a circuit diagram illustrating a detailed configuration example of a mixer and a phase adjusting mixer in FIG. 5 ;
- FIG. 9 is a signal waveform diagram for describing an operation example of the phase adjusting mixer in FIG. 8 ;
- FIG. 10 is a block diagram illustrating the configuration of a diversity receiver according to a third embodiment of the present disclosure.
- FIG. 1 illustrates the configuration of a diversity receiver according to a first embodiment of the present disclosure.
- the diversity receiver illustrated in FIG. 1 includes first and second antennas 10 a, 10 b, first and second low-noise transconductance amplifiers (LNTA) 12 a, 12 b, a synthesizer 20 , a local oscillation (LO) signal generator 22 , a mixer (MIX) 30 , a phase adjusting mixer (phase adjusting MIX) 34 , a baseband amplifier (BB Amp) 40 , a low pass filter (LPF) 42 , a variable gain amplifier (VGA) 44 , first and second analog-to-digital converters (ADC) 46 , 47 , a digital signal processor (DSP) 48 , and an output device 50 .
- LNTA low-noise transconductance amplifiers
- LO local oscillation
- MIX mixer
- BB Amp baseband amplifier
- LPF low pass filter
- VGA variable gain amplifier
- ADC
- the first and the second antennas 10 a, 10 b each receive an RF signal.
- the first and the second LNTAs 12 a, 12 b each amplify a corresponding received RF signal, and convert the amplified signal to a current signal.
- the synthesizer 20 is an oscillator that generates a positive-phase clock signal (CLK) and an opposite-phase clock signal (CLKB) that are complementary to each other.
- CLK positive-phase clock signal
- CLKB opposite-phase clock signal
- the LO signal generator 22 divides frequencies of the complementary clock signals CLK and CLKB by two, and generates four local oscillation (LO) signals, with each LO signal having a phase shifted by 90 degrees to a phase of an adjacent LO signal.
- the LO signals, generated by the LO signal generator 22 include a first LO signal SIG 000 , a second LO signal SIG 090 , a third LO signal SIG 180 , and a fourth LO signal SIG 270 , which will be described later in detail.
- the mixer 30 receives the four LO signals, SIG 000 , SIG 090 , SIG 180 , and SIG 270 , from the LO signal generator 22 .
- the mixer 30 functions as a first frequency converter that combines the RF signal, received by the first antenna 10 a and converted into a current signal by the first LNTA 12 a, with the four LO signals to convert a frequency of the RF signal into another frequency of a baseband signal.
- the mixer 30 includes an I signal mixer 31 which converts the frequency of the RF signal and outputs an I signal and an IB signal that are differential signals, and a Q signal mixer 32 which converts the frequency of the RF signal and outputs a Q signal and a QB signal that are differential signals.
- the I signal and the Q signal are orthogonal to each other.
- the phase adjusting mixer 34 receives the four LO signals, SIG 000 , SIG 090 , SIG 180 , and SIG 270 , from the LO signal generator 22 , and further receives four phase control signals from the DSP 48 .
- the phase adjusting mixer 34 functions as a second frequency converter that combines the RF signal, received by the second antenna 10 b and converted into a current signal by the second LNTA 12 b, with the four LO signals to convert a frequency of the RF signal into another frequency of the baseband signal.
- the phase adjusting mixer 34 includes an I signal mixer 35 which converts the frequency of the RF signal and outputs an I signal and n IB signal that are differential signals, and a Q signal mixer 36 which converts the frequency of the RF signal and outputs a Q signal and a QB signal that are differential signals.
- the phase control signals provided from the DSP 48 , include a first phase control signal CNT 000 , a second phase control signal CNT 090 , a third phase control signal CNT 180 , and a fourth phase control signal CNT 270 , which will be described later in detail.
- the I signal and the IB signal, differentially output from the mixer 30 , and the I signal and the IB signal, differentially output from the phase adjusting mixer 34 are connected to each other so as to be combined at an input end of the baseband amplifier 40 .
- the Q signal and the QB signal, differentially output from the mixer 30 , and the Q signal and the QB signal, differentially output from the phase adjusting mixer 34 are connected to each other so as to be combined at the input end of the baseband amplifier 40 .
- the baseband amplifier 40 is a differential transimpedance amplifier that converts current signals, the combined I signal, the combined IB signal, the combined Q signal and the combined QB signal, into corresponding voltage signals.
- the LPF 42 is a filter to attenuate interference waves which are outside of a desired band.
- the VGA 44 amplifies combined I signal, combined IB signal, combined Q signal and combined QB signal that are output from the LPF 42 .
- the first ADC 46 converts an analog I signal and an IB signal, output from the VGA 44 , into digital signals.
- the second ADC 47 converts an analog Q signal and an analog QB signal, output from the VGA 44 , into digital signals.
- the DSP 48 digitally processes the digital I signal, output from the first ADC 46 , and the digital Q signal, output from the second ADC 47 , in accordance with the output device 50 . Further, the DSP 48 supplies the phase control signals CNT 000 , CNT 090 , CNT 180 , and CNT 270 to the phase adjusting mixer 34 .
- the output device 50 may be, for example, a display, a speaker, or the like.
- FIG. 2 illustrates the detailed configuration example of the LO signal generator 22 in FIG. 1 .
- the LO signal generator 22 illustrated in FIG. 2 includes a first D-flip-flop (D-type flip-flop circuit) 52 and a second D-flip-flop (D-type flip-flop circuit) 53 that are connected to each other in a ring-like shape.
- An output signal from a Q terminal of the first D-flip-flop 52 is input to a D terminal of the second D-flip-flop 53 .
- An output signal from a QB terminal of the second D-flip-flop 53 is input to a D terminal of the first D-flip-flop 52 .
- a CK terminal of the first D-flip-flop 52 receives the positive-phase clock signal (CLK) generated by the synthesizer 20 .
- a CK terminal of the second D-flip-flop 53 receives the opposite-phase clock signal (CLKB) generated by the synthesizer 20 .
- the first LO signal SIG 000 is output from the Q terminal of the first D-flip-flop circuit 52 .
- the second LO signal SIG 090 is output from a Q terminal of the second D-flip-flop circuit 53 .
- the third LO signal SIG 180 is output from a QB terminal of the first D-flip-flop circuit 52 .
- the fourth LO signal SIG 270 is output from the QB terminal of the second D-flip-flop circuit 53 .
- FIG. 3 is a signal waveform diagram for describing the operation of the LO signal generator 22 in FIG. 2 .
- the positive-phase clock signal CLK and the opposite-phase clock signal CLKB have a duty ratio of 50%.
- the first LO signal SIG 000 rises at a rising edge of the positive-phase clock signal CLK, and falls at a next rising edge of the positive-phase clock signal CLK.
- the second LO signal SIG 090 rises at a rising edge of the opposite-phase clock signal CLKB, and falls at a next rising edge of the opposite-phase clock signal CLKB.
- the third LO signal SIG 180 is inverted to the first LO signal SIG 000 .
- the fourth LO signal SIG 270 is inverted to the second LO signal SIG 090 .
- the first to fourth LO signals SIG 000 , SIG 090 , SIG 180 , and SIG 270 have half a frequency of the complementary clock signals CLK and CLKB and a duty ratio of 50%, with each LO signal shifted in phase by 90 degrees to a phase of an adjacent LO signal.
- FIG. 4 illustrates the configuration example of the diversity receiver, in which the mixer 30 and the phase adjusting mixer 34 in FIG. 1 are illustrated in detail.
- the mixer 30 includes the I signal mixer 31 and the Q signal mixer 32
- the phase adjusting mixer 34 includes the I signal mixer 35 and the Q signal mixer 36 .
- the I signal mixer 31 of the mixer 30 is placed between the output side of the first LNTA 12 a and the differential I-input side of the baseband amplifier 40 .
- the I signal mixer 31 is a switching mixer including two NMOS transistors. One of the transistors receives, at its gate, the first LO signal SIG 000 , while the other of the transistors receives, at its gate, the third LO signal SIG 180 .
- the Q signal mixer 32 of the mixer 30 is placed between the output side of the first LNTA 12 a and the differential Q-input side of the baseband amplifier 40 .
- the Q signal mixer 32 is a switching mixer including two NMOS transistors. One of the transistors receives, at its gate, the second LO signal SIG 090 , while the other of the transistors receives, at its gate, the fourth LO signal SIG 270 .
- the I signal mixer 35 of the phase adjusting mixer 34 is placed between the output side of the second LNTA 12 b and the I-input side of the baseband amplifier 40 .
- the I signal mixer 35 includes a switching mixer that includes first to fourth NMOS transistors 60 to 63 , first to fourth AND circuits 64 to 67 , a switching mixer that includes fifth to eighth NMOS transistors 70 to 73 , and fifth to eighth AND circuits 74 to 77 .
- the first to fourth NMOS transistors 60 to 63 are placed between the output side of the second LNTA 12 b and the non-inverting I-input side of the baseband amplifier 40 .
- the fifth to eighth NMOS transistors 70 to 73 are placed between the output side of the second LNTA 12 b and the inverting I-input side of the baseband amplifier 40 .
- the first AND circuit 64 receives the first LO signal SIG 000 and the first phase control signal CNT 000 as input, and drives the gate of the first NMOS transistor 60 with the AND output.
- the second AND circuit 65 receives the third LO signal SIG 180 and the third phase control signal CNT 180 as input, and drives the gate of the second NMOS transistor 61 with the AND output.
- the third AND circuit 66 receives the second LO signal SIG 090 and the second phase control signal CNT 090 as input, and drives the gate of the third NMOS transistor 62 with the AND output.
- the fourth AND circuit 67 receives the fourth LO signal SIG 270 and the fourth phase control signal CNT 270 as input, and drives the gate of the fourth NMOS transistor 63 with the AND output.
- the fifth AND circuit 74 receives the first LO signal SIG 000 and the third phase control signal CNT 180 as input, and drives the gate of the fifth NMOS transistor 70 with the AND output.
- the sixth AND circuit 75 receives the third LO signal SIG 180 and the first phase control signal CNT 000 as input, and drives the gate of the sixth NMOS transistor 71 with the AND output.
- the seventh AND circuit 76 receives the second LO signal SIG 090 and the fourth phase control signal CNT 270 as input, and drives the gate of the seventh NMOS transistor 72 with the AND output.
- the eighth AND circuit 77 receives the fourth LO signal SIG 270 and the second phase control signal CNT 090 as input, and drives the gate of the eighth NMOS transistor 73 with the AND output.
- the Q signal mixer 36 of the phase adjusting mixer 34 is placed between the output side of the second LNTA 12 b and the Q-input side of the baseband amplifier 40 .
- the Q signal mixer 36 includes a switching mixer that includes first to fourth NMOS transistors 80 to 83 , first to fourth AND circuits 84 to 87 , a switching mixer that includes fifth to eighth NMOS transistors 90 to 93 , and fifth to eighth AND circuits 94 to 97 .
- the first to fourth NMOS transistors 80 to 83 are placed between the output side of the second LNTA 12 b and the non-inverting Q-input side of the baseband amplifier 40 .
- the fifth to eighth NMOS transistors 90 to 93 are placed between the output side of the second LNTA 12 b and the inverting Q-input side of the baseband amplifier 40 .
- the first AND circuit 84 receives the first LO signal SIG 000 and the fourth phase control signal CNT 270 as input, and drives the gate of the first NMOS transistor 80 with the AND output.
- the second AND circuit 85 receives the third LO signal SIG 180 and the second phase control signal CNT 090 as input, and drives the gate of the second NMOS transistor 81 with the AND output.
- the third AND circuit 86 receives the second LO signal SIG 090 and the first phase control signal CNT 000 as input, and drives the gate of the third NMOS transistor 82 with the AND output.
- the fourth AND circuit 87 receives the fourth LO signal SIG 270 and the third phase control signal CNT 180 as input, and drives the gate of the fourth NMOS transistor 83 with the AND output.
- the fifth AND circuit 94 receives the first LO signal SIG 000 and the second phase control signal CNT 090 as input, and drives the gate of the fifth NMOS transistor 90 with the AND output.
- the sixth AND circuit 95 receives the third LO signal SIG 180 and the fourth phase control signal CNT 270 as input, and drives the gate of the sixth NMOS transistor 91 with the AND output.
- the seventh AND circuit 96 receives the second LO signal SIG 090 and the third phase control signal CNT 180 as input, and drives the gate of the seventh NMOS transistor 92 with the AND output.
- the eighth AND circuit 97 receives the fourth LO signal SIG 270 and the first phase control signal CNT 000 as input, and drives the gate of the eighth NMOS transistor 93 with the AND output.
- the I signal mixer 31 of the mixer 30 has two NMOS transistors, one of which is controlled to be on or off by the first LO signal SIG 000 , and the other of which is controlled to be on or off by the third LO signal SIG 180 .
- the I signal mixer 31 thus converts the RF signal received from the first antenna 10 a into a differential baseband I signal. Note that the operation of the I signal mixer 31 does not depend on the first to fourth phase control signals CNT 000 to CNT 270 .
- the Q signal mixer 32 of the mixer 30 also has two NMOS transistors, one of which is controlled to be on or off by the second LO signal SIG 090 , and the other of which is controlled to be on or off by the fourth LO signal SIG 270 .
- the Q signal mixer 32 thus outputs a differential baseband Q signal whose phase is shifted by 90 degrees to the differential baseband I signal, which is output by the I signal mixer 31 . Note that the operation of the Q signal mixer 32 does not depend on the first to fourth phase control signals CNT 000 to CNT 270 .
- phase adjusting mixer 34 depends on the first to fourth phase control signals CNT 000 to CNT 270 , which are input from the DSP 48 illustrated in FIG. 1 .
- the plurality of AND circuits in the I signal mixer 35 are activated or deactivated as follows: outputs of the first and the sixth AND circuits 64 and 75 are activated, and outputs of the other six AND circuits are deactivated by the first phase control signal CNT 000 .
- the first NMOS transistor 60 is controlled to be on or off by the first LO signal SIG 000 that is delivered via the activated first AND circuit 64 .
- the sixth NMOS transistor 71 is controlled to be on or off by the third LO signal SIG 180 that is delivered via the activated sixth AND circuit 75 .
- the I signal mixer 35 converts the RF signal received from the second antenna 10 b into the differential baseband I signal without adjusting a phase.
- the Q signal mixer 36 outputs of the third and the eighth AND circuits 86 and 97 are activated, and outputs of the other six AND circuits are deactivated by the first phase control signal CNT 000 .
- the third NMOS transistor 82 is controlled to be on or off by the second LO signal SIG 090 that is delivered via the activated third AND circuit 86 .
- the eighth NMOS transistor 93 is controlled to be on or off by the fourth LO signal SIG 270 that is delivered via the activated eighth AND circuit 97 .
- the Q signal mixer 36 thus outputs a differential baseband Q signal whose phase is shifted by 90 degrees to a corresponding differential baseband I signal, which is output by the I signal mixer 35 .
- the phase adjusting mixer 34 converts the RF signal received from the second antenna 10 b into the baseband signal, by using an LO signal which is in phase with an LO signal input to the mixer 30 . Then, a current output from the mixer 30 and a current output from the phase adjusting mixer 34 are combined at the input end of the baseband amplifier 40 .
- the plurality of AND circuits in the I signal mixer 35 are activated or deactivated as follows: outputs of the third and the eighth AND circuits 66 and 77 are activated, and outputs of the other six AND circuits are deactivated by the second phase control signal CNT 090 .
- the third NMOS transistor 62 is controlled to be on or off by the second LO signal SIG 090 that is delivered via the activated third AND circuit 66 .
- the eighth NMOS transistor 73 is controlled to be on or off by the fourth LO signal SIG 270 that is delivered via the activated eighth AND circuit 77 .
- the I signal mixer 35 converts the RF signal received from the second antenna 10 b into the differential baseband I signal with adjusting phase by 90 degrees.
- the Q signal mixer 36 outputs of the second and the fifth AND circuits 85 and 94 are activated, and outputs of the other six AND circuits are deactivated by the second phase control signal CNT 090 .
- the second NMOS transistor 81 is controlled to be on or off by the third LO signal SIG 180 that is delivered via the activated second AND circuit 85 .
- the fifth NMOS transistor 90 is controlled to be on or off by the first LO signal SIG 000 that is delivered via the activated fifth AND circuit 94 .
- the Q signal mixer 36 thus outputs a differential baseband Q signal whose phase is shifted by 90 degrees to a corresponding differential baseband I signal, which is output by the I signal mixer 35 .
- the phase adjusting mixer 34 converts the RF signal received from the second antenna 10 b into the baseband signal, by using an LO signal which is shifted in phase by 90 degrees to an LO signal input to the mixer 30 . Then, a current output from the mixer 30 and a current output from the phase adjusting mixer 34 are combined at the input end of the baseband amplifier 40 .
- the plurality of AND circuits in the I signal mixer 35 are activated or deactivated as follows: outputs of the second and the fifth AND circuits 65 and 74 are activated, and outputs of the other six AND circuits are deactivated by the third phase control signal CNT 180 .
- the second NMOS transistor 61 is controlled to be on or off by the third LO signal SIG 180 that is delivered via the activated second AND circuit 65 .
- the fifth NMOS transistor 70 is controlled to be on or off by the first LO signal SIG 000 that is delivered via the activated fifth AND circuit 74 .
- the I signal mixer 35 converts the RF signal received from the second antenna 10 b into the differential baseband I signal with adjusting phase by 180 degrees.
- the Q signal mixer 36 outputs of the fourth and the seventh AND circuits 87 and 96 are activated, and outputs of the other six AND circuits are deactivated by the third phase control signal CNT 180 .
- the fourth NMOS transistor 83 is controlled to be on or off by the fourth LO signal SIG 270 that is delivered via the activated fourth AND circuit 87 .
- the seventh NMOS transistor 92 is controlled to be on or off by the second LO signal SIG 090 that is delivered via the activated seventh AND circuit 96 .
- the Q signal mixer 36 thus outputs a differential baseband Q signal whose phase is shifted by 90 degrees to a corresponding differential baseband I signal, which is output by the I signal mixer 35 .
- the phase adjusting mixer 34 converts the RF signal received from the second antenna 10 b into the baseband signal, by using an LO signal which is shifted in phase by 180 degrees to an LO signal input to the mixer 30 . Then, a current output from the mixer 30 and a current output from the phase adjusting mixer 34 are combined at the input end of the baseband amplifier 40 .
- the plurality of AND circuits in the I signal mixer 35 are activated or deactivated as follows: outputs of the fourth and the seventh AND circuits 67 and 76 are activated, and outputs of the other six AND circuits are deactivated by the fourth phase control signal CNT 270 .
- the fourth NMOS transistor 63 is controlled to be on or off by the fourth LO signal SIG 270 that is delivered via the activated fourth AND circuit 67 .
- the seventh NMOS transistor 72 is controlled to be on or off by the second LO signal SIG 090 that is delivered via the activated seventh AND circuit 76 .
- the I signal mixer 35 converts the RF signal received from the second antenna 10 b into the differential baseband I signal with adjusting phase by 270 degrees.
- the Q signal mixer 36 outputs of the first and the sixth AND circuits 84 and 95 are activated, and outputs of the other six AND circuits are deactivated by the fourth phase control signal CNT 270 .
- the first NMOS transistor 80 is controlled to be on or off by the first LO signal SIG 000 that is delivered via the activated first AND circuit 84 .
- the sixth NMOS transistor 91 is controlled to be on or off by the third LO signal SIG 180 that is delivered via the activated sixth AND circuit 95 .
- the Q signal mixer 36 thus outputs a differential baseband Q signal whose phase is shifted by 90 degrees to a corresponding differential baseband I signal, which is output by the I signal mixer 35 .
- the phase adjusting mixer 34 converts the RF signal received from the second antenna 10 b into the baseband signal, by using an LO signal which is shifted in phase by 270 degrees to an LO signal input to the mixer 30 . Then, a current output from the mixer 30 and a current output from the phase adjusting mixer 34 are combined at the input end of the baseband amplifier 40 .
- the DSP 48 illustrated in FIG. 1 causes the first to fourth phase control signals CNT 000 to CNT 270 to become “H” in a sequential manner, in a startup, and stores receiving levels obtained at the output of the first ADC 46 (I signal) and at the output of the second ADC 47 (Q signal), for each phase adjusted.
- the DSP 48 then adopts a setting of phase adjustment that enables a maximum receiving level.
- the DSP 48 may continuously monitor the receiving levels, obtained at the output of the first ADC 46 (I signal) and at the output of the second ADC 47 (Q signal), and dynamically change the setting of phase adjustment from a current setting to another setting where an adjusting phase is shifted by 90 degrees to the current setting, when the receiving levels fall below a certain reference level.
- the time-constant circuits are not desired and a circuit size is reduced than in the related art. Further, any multiband or wideband receiver can be easily achieved.
- Configuration of the LO signal generator 22 is not limited to the configuration illustrated in FIG. 2 .
- the mixer 30 and the phase adjusting mixer 34 may include PMOS transistors.
- the mixer 30 may be configured to adjust a phase, similarly to the phase adjusting mixer 34 .
- FIG. 5 illustrates the configuration of a diversity receiver according to a second embodiment of the present disclosure.
- the diversity receiver illustrated in FIG. 5 is provided with an LNTA 13 for the I signal and an LNTA 14 for the Q signal, instead of the second LNTA 12 b in FIG. 1 .
- FIG. 6 illustrates the detailed configuration example of the LO signal generator 22 in FIG. 5 . Description for the same features as in FIG. 2 is omitted.
- the LO signal generator 22 illustrated in FIG. 6 includes a first D-flip-flop 52 , a second D-flip-flop 53 , and first to fourth AND circuits 54 , 55 , 56 , and 57 , connected in a ring-like shape.
- the first AND circuit 54 has two input terminals; one of which is connected to a Q terminal of the first D-flip-flop 52 , and the other of which is connected to a QB terminal of the second D-flip-flop 53 .
- the first AND circuit 54 outputs a first LO signal SIG 000 .
- the second AND circuit 55 has two input terminals; one of which is connected to the Q terminal of the first D-flip-flop 52 , and the other of which is connected to a Q terminal of the second D-flip-flop 53 .
- the second AND circuit 55 outputs a second LO signal SIG 090 .
- the third AND circuit 56 has two input terminals; one of which is connected to a QB terminal of the first D-flip-flop 52 , and the other of which is connected to the Q terminal of the second D-flip-flop 53 .
- the third AND circuit 56 outputs a third LO signal SIG 180 .
- the fourth AND circuit 57 has two input terminals; one of which is connected to the QB terminal of the first D-flip-flop 52 , and the other of which is connected to the QB terminal of the second D-flip-flop 53 .
- the fourth AND circuit 57 outputs a fourth LO signal SIG 270 .
- FIG. 7 is a signal waveform diagram for describing the operation of the LO signal generator 22 illustrated in FIG. 6 .
- the positive-phase clock signal CLK and the opposite-phase clock signal CLKB have a duty ratio of 50%.
- the first to fourth LO signals SIG 000 , SIG 090 , SIG 180 , and SIG 270 have half a frequency of the complementary clock signals CLK/CLKB and a duty ratio of 25%, with each LO signal shifted in phase by 90 degrees to a phase of an adjacent LO signal.
- FIG. 8 illustrates the configuration example of the diversity receiver, in which a mixer 30 and a phase adjusting mixer 34 in FIG. 5 are illustrated in detail. Detailed description for the same features as in FIG. 4 is omitted.
- An I signal mixer 35 of the phase adjusting mixer 34 is placed between the output side of the LNTA 13 used for the I signal and connected to a second antenna 10 b, and a differential I-input side of a baseband amplifier 40 .
- a Q signal mixer 36 of the phase adjusting mixer 34 is placed between the output side of the LNTA 14 used for the Q signal and connected to the second antenna 10 b, and a differential Q-input side of the baseband amplifier 40 .
- the phase adjusting mixer 34 converts the RF signal received from the second antenna 10 b into a baseband signal, by using an LO signal which is in phase with an LO signal input to the mixer 30 , as in FIG. 4 .
- the phase adjusting mixer 34 converts the RF signal received from the second antenna 10 b into the baseband signal, by using an LO signal whose phase is shifted by 90 degrees to an LO signal input to the mixer 30 , as in FIG. 4 .
- the phase adjusting mixer 34 converts the RF signal received from the second antenna 10 b into the baseband signal, by using an LO signal whose phase is shifted by 180 degrees to an LO signal input to the mixer 30 , as in FIG. 4 .
- the DSP 48 illustrated in FIG. 5 sets any one of the first to fourth phase control signals CNT 000 , CNT 090 , CNT 180 , and CNT 270 to “H”, thereby adjusting a phase in steps of 90 degrees.
- the DSP 48 may set both the first and the second phase control signals CNT 000 and CNT 090 to “H”, or may set both the second and the third phase control signals CNT 090 and CNT 180 to “H”, or may set both the third and the fourth phase control signals CNT 180 and CNT 270 to “H”, or may set both the fourth and the first phase control signals CNT 270 and CNT 000 to “H”.
- the above setting can adjust a phase in steps of 45 degrees. That is, combining two LO signals whose phases are shifted by 90 degrees to each other causes corresponding phase control signals to be adjusted to an intermediate phase between the two LO signals.
- the phase adjustment can be performed more finely than in the first embodiment.
- Configuration of the LO signal generator 22 is not limited to the configuration illustrated in FIG. 6 .
- the mixer 30 and the phase adjusting mixer 34 may include PMOS transistors.
- the LO signal generator 22 may divide an output frequency of the synthesizer 20 by 2n (where n is a natural number of one or more) and generate 4n LO signals having a duty ratio of 1/(4n) ⁇ 100%, with each LO signal shifted in phase by 360/(4n) degrees to a phase of an adjacent LO signal.
- the mixer 30 and the phase adjusting mixer 34 may use the 4n LO signals to convert a frequency.
- the phase adjusting mixer 34 may include three or more switching mixers that operate together.
- FIG. 10 illustrates the configuration of a diversity receiver according to a third embodiment of the present disclosure. Description for the same features as in FIG. 2 is omitted.
- the diversity receiver illustrated in FIG. 10 includes a balun (B) 11 a provided between a first antenna 10 a and a first LNTA 12 a, for single-to-differential conversion.
- the diversity receiver in FIG. 10 also includes another balun (B) 11 b provided between a second antenna 10 b and a second LNTA 12 b, for single-to-differential conversion.
- the second LNTA 12 b includes an LNTA 13 for the I signal and an LNTA 14 for the Q signal.
- the first LNTA 12 a, the second LNTA 12 b, the mixer 30 , and the phase adjusting mixer 34 each have a differential input and a differential output. That is, the mixer 30 and the phase adjusting mixer 34 in the third embodiment are double balanced mixers.
- the diversity receiver according to the present disclosure can have a reduced circuit size than in the related art, and can be used advantageously.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Radio Transmission System (AREA)
Abstract
Description
- 1. Technical Field
- The present disclosure relates to a diversity receiver.
- 2. Description of the Related Art
- A diversity receiver using a plurality of antennas is known. According to A. Afsahi et al., “A Low-Power Single-Weight-Combiner 802.11abg SoC in 0.13 μm CMOS for Embedded Applications Utilizing An Area and Power Efficient Cartesian Phase Shifter and Mixer Circuit”, IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1101-1118, May 2008, a receiving sensitivity of such a diversity receiver is improved by adjusting a phase of a signal from each antenna, using a time-constant circuit that includes a resistor and a capacitor, and by combining adjusted signals such that a receiving level becomes largest.
- The related art, however, has a problem of a large circuit size of the time-constant circuit. The overall circuit size will further increases, because a time-constant circuit is desired to be provided for each operational frequency.
- Thus, a non-limiting exemplary embodiment of the present disclosure provides a diversity receiver that can adjust a phase without using a time-constant circuit.
- In one general aspect, the techniques disclosed here feature a diversity receiver including a local oscillation signal generator, a first frequency converter, a second frequency converter, and a combiner. The local oscillation signal generator generates a plurality of local oscillation signals, each local oscillation signal having a phase different from one another. The first frequency converter includes a first switching mixer which is controlled to be on or off by at least one of the plurality of local oscillation signals, and converts a frequency of a first input signal to generate a first output signal by combining the first input signal with the plurality of local oscillation signals. The second frequency converter includes a plurality of logic circuits, each logic circuit delivers a corresponding one of the plurality of local oscillation signals, and a second switching mixer which is controlled to be on or off by an output of the plurality of logic circuits, and converts a frequency of a second input signal to generate a second output signal by combining the second input signal with the plurality of local oscillation signals. Each output of the plurality of logic circuits is activated or deactivated in accordance with a corresponding one of phase control signals, each phase control signal indicating a phase adjustment amount to the corresponding one of the plurality of local oscillation signals. The combiner combines the first output signal and the second output signal.
- These general and specific aspects may be implemented using a device, a system, a method, and a computer program, and any combination of devices, systems, methods, and computer programs.
- According to the present disclosure, adjusting a phase without using a time-constant circuit can reduce a circuit size than in the related art.
- Additional benefits and advantages of the disclosed embodiments will become apparent from the specification and drawings. The benefits and/or advantages may be individually obtained by the various embodiments and features of the specification and drawings, which need not all be provided in order to obtain one or more of such benefits and/or advantages.
-
FIG. 1 is a block diagram illustrating the configuration of a diversity receiver according to a first embodiment of the present disclosure; -
FIG. 2 is a circuit diagram illustrating a detailed configuration example of a local oscillation signal generator inFIG. 1 ; -
FIG. 3 is a signal waveform diagram for describing the operation of the local oscillation signal generator inFIG. 2 ; -
FIG. 4 is a circuit diagram illustrating a detailed configuration example of a mixer and a phase adjusting mixer inFIG. 1 ; -
FIG. 5 is a block diagram illustrating the configuration of a diversity receiver according to a second embodiment of the present disclosure; -
FIG. 6 is a circuit diagram illustrating a detailed configuration example of a local oscillation signal generator inFIG. 5 ; -
FIG. 7 is a signal waveform diagram for describing the operation of the local oscillation signal generator inFIG. 6 ; -
FIG. 8 is a circuit diagram illustrating a detailed configuration example of a mixer and a phase adjusting mixer inFIG. 5 ; -
FIG. 9 is a signal waveform diagram for describing an operation example of the phase adjusting mixer inFIG. 8 ; and -
FIG. 10 is a block diagram illustrating the configuration of a diversity receiver according to a third embodiment of the present disclosure. - Hereinafter, embodiments of the present disclosure will be described in detail with reference to the drawings.
-
FIG. 1 illustrates the configuration of a diversity receiver according to a first embodiment of the present disclosure. The diversity receiver illustrated inFIG. 1 includes first andsecond antennas synthesizer 20, a local oscillation (LO)signal generator 22, a mixer (MIX) 30, a phase adjusting mixer (phase adjusting MIX) 34, a baseband amplifier (BB Amp) 40, a low pass filter (LPF) 42, a variable gain amplifier (VGA) 44, first and second analog-to-digital converters (ADC) 46, 47, a digital signal processor (DSP) 48, and anoutput device 50. - The first and the
second antennas - The first and the
second LNTAs - The
synthesizer 20 is an oscillator that generates a positive-phase clock signal (CLK) and an opposite-phase clock signal (CLKB) that are complementary to each other. - The
LO signal generator 22 divides frequencies of the complementary clock signals CLK and CLKB by two, and generates four local oscillation (LO) signals, with each LO signal having a phase shifted by 90 degrees to a phase of an adjacent LO signal. The LO signals, generated by theLO signal generator 22, include a first LO signal SIG000, a second LO signal SIG090, a third LO signal SIG180, and a fourth LO signal SIG270, which will be described later in detail. - The
mixer 30 receives the four LO signals, SIG000, SIG090, SIG180, and SIG270, from theLO signal generator 22. Themixer 30 functions as a first frequency converter that combines the RF signal, received by thefirst antenna 10 a and converted into a current signal by thefirst LNTA 12 a, with the four LO signals to convert a frequency of the RF signal into another frequency of a baseband signal. Themixer 30 includes anI signal mixer 31 which converts the frequency of the RF signal and outputs an I signal and an IB signal that are differential signals, and aQ signal mixer 32 which converts the frequency of the RF signal and outputs a Q signal and a QB signal that are differential signals. The I signal and the Q signal are orthogonal to each other. - The
phase adjusting mixer 34 receives the four LO signals, SIG000, SIG090, SIG180, and SIG270, from theLO signal generator 22, and further receives four phase control signals from theDSP 48. Thephase adjusting mixer 34 functions as a second frequency converter that combines the RF signal, received by thesecond antenna 10 b and converted into a current signal by thesecond LNTA 12 b, with the four LO signals to convert a frequency of the RF signal into another frequency of the baseband signal. Thephase adjusting mixer 34 includes anI signal mixer 35 which converts the frequency of the RF signal and outputs an I signal and n IB signal that are differential signals, and aQ signal mixer 36 which converts the frequency of the RF signal and outputs a Q signal and a QB signal that are differential signals. The phase control signals, provided from theDSP 48, include a first phase control signal CNT000, a second phase control signal CNT090, a third phase control signal CNT180, and a fourth phase control signal CNT270, which will be described later in detail. - The I signal and the IB signal, differentially output from the
mixer 30, and the I signal and the IB signal, differentially output from thephase adjusting mixer 34, are connected to each other so as to be combined at an input end of thebaseband amplifier 40. The Q signal and the QB signal, differentially output from themixer 30, and the Q signal and the QB signal, differentially output from thephase adjusting mixer 34, are connected to each other so as to be combined at the input end of thebaseband amplifier 40. Thebaseband amplifier 40 is a differential transimpedance amplifier that converts current signals, the combined I signal, the combined IB signal, the combined Q signal and the combined QB signal, into corresponding voltage signals. - The
LPF 42 is a filter to attenuate interference waves which are outside of a desired band. - The
VGA 44 amplifies combined I signal, combined IB signal, combined Q signal and combined QB signal that are output from theLPF 42. - The
first ADC 46 converts an analog I signal and an IB signal, output from theVGA 44, into digital signals. Thesecond ADC 47 converts an analog Q signal and an analog QB signal, output from theVGA 44, into digital signals. - The DSP 48 digitally processes the digital I signal, output from the
first ADC 46, and the digital Q signal, output from thesecond ADC 47, in accordance with theoutput device 50. Further, the DSP 48 supplies the phase control signals CNT000, CNT090, CNT180, and CNT270 to thephase adjusting mixer 34. - The
output device 50 may be, for example, a display, a speaker, or the like. -
FIG. 2 illustrates the detailed configuration example of theLO signal generator 22 inFIG. 1 . TheLO signal generator 22 illustrated inFIG. 2 includes a first D-flip-flop (D-type flip-flop circuit) 52 and a second D-flip-flop (D-type flip-flop circuit) 53 that are connected to each other in a ring-like shape. An output signal from a Q terminal of the first D-flip-flop 52 is input to a D terminal of the second D-flip-flop 53. An output signal from a QB terminal of the second D-flip-flop 53 is input to a D terminal of the first D-flip-flop 52. A CK terminal of the first D-flip-flop 52 receives the positive-phase clock signal (CLK) generated by thesynthesizer 20. A CK terminal of the second D-flip-flop 53 receives the opposite-phase clock signal (CLKB) generated by thesynthesizer 20. The first LO signal SIG000 is output from the Q terminal of the first D-flip-flop circuit 52. The second LO signal SIG090 is output from a Q terminal of the second D-flip-flop circuit 53. The third LO signal SIG180 is output from a QB terminal of the first D-flip-flop circuit 52. The fourth LO signal SIG270 is output from the QB terminal of the second D-flip-flop circuit 53. -
FIG. 3 is a signal waveform diagram for describing the operation of theLO signal generator 22 inFIG. 2 . The positive-phase clock signal CLK and the opposite-phase clock signal CLKB have a duty ratio of 50%. The first LO signal SIG000 rises at a rising edge of the positive-phase clock signal CLK, and falls at a next rising edge of the positive-phase clock signal CLK. The second LO signal SIG090 rises at a rising edge of the opposite-phase clock signal CLKB, and falls at a next rising edge of the opposite-phase clock signal CLKB. The third LO signal SIG180 is inverted to the first LO signal SIG000. The fourth LO signal SIG270 is inverted to the second LO signal SIG090. Thus, the first to fourth LO signals SIG000, SIG090, SIG180, and SIG270 have half a frequency of the complementary clock signals CLK and CLKB and a duty ratio of 50%, with each LO signal shifted in phase by 90 degrees to a phase of an adjacent LO signal. -
FIG. 4 illustrates the configuration example of the diversity receiver, in which themixer 30 and thephase adjusting mixer 34 inFIG. 1 are illustrated in detail. As described above, themixer 30 includes theI signal mixer 31 and theQ signal mixer 32, and thephase adjusting mixer 34 includes theI signal mixer 35 and theQ signal mixer 36. - The I signal
mixer 31 of themixer 30 is placed between the output side of the first LNTA 12 a and the differential I-input side of thebaseband amplifier 40. The I signalmixer 31 is a switching mixer including two NMOS transistors. One of the transistors receives, at its gate, the first LO signal SIG000, while the other of the transistors receives, at its gate, the third LO signal SIG180. - The
Q signal mixer 32 of themixer 30 is placed between the output side of the first LNTA 12 a and the differential Q-input side of thebaseband amplifier 40. TheQ signal mixer 32 is a switching mixer including two NMOS transistors. One of the transistors receives, at its gate, the second LO signal SIG090, while the other of the transistors receives, at its gate, the fourth LO signal SIG270. - The I signal
mixer 35 of thephase adjusting mixer 34 is placed between the output side of thesecond LNTA 12 b and the I-input side of thebaseband amplifier 40. The I signalmixer 35 includes a switching mixer that includes first to fourth NMOS transistors 60 to 63, first to fourth ANDcircuits 64 to 67, a switching mixer that includes fifth toeighth NMOS transistors 70 to 73, and fifth to eighth ANDcircuits 74 to 77. The first to fourth NMOS transistors 60 to 63 are placed between the output side of thesecond LNTA 12 b and the non-inverting I-input side of thebaseband amplifier 40. The fifth toeighth NMOS transistors 70 to 73 are placed between the output side of thesecond LNTA 12 b and the inverting I-input side of thebaseband amplifier 40. The first ANDcircuit 64 receives the first LO signal SIG000 and the first phase control signal CNT000 as input, and drives the gate of the first NMOS transistor 60 with the AND output. The second ANDcircuit 65 receives the third LO signal SIG180 and the third phase control signal CNT180 as input, and drives the gate of the second NMOS transistor 61 with the AND output. The third ANDcircuit 66 receives the second LO signal SIG090 and the second phase control signal CNT090 as input, and drives the gate of the third NMOS transistor 62 with the AND output. The fourth ANDcircuit 67 receives the fourth LO signal SIG270 and the fourth phase control signal CNT270 as input, and drives the gate of the fourth NMOS transistor 63 with the AND output. The fifth ANDcircuit 74 receives the first LO signal SIG000 and the third phase control signal CNT180 as input, and drives the gate of thefifth NMOS transistor 70 with the AND output. The sixth ANDcircuit 75 receives the third LO signal SIG180 and the first phase control signal CNT000 as input, and drives the gate of thesixth NMOS transistor 71 with the AND output. The seventh ANDcircuit 76 receives the second LO signal SIG090 and the fourth phase control signal CNT270 as input, and drives the gate of theseventh NMOS transistor 72 with the AND output. The eighth ANDcircuit 77 receives the fourth LO signal SIG270 and the second phase control signal CNT090 as input, and drives the gate of theeighth NMOS transistor 73 with the AND output. - The
Q signal mixer 36 of thephase adjusting mixer 34 is placed between the output side of thesecond LNTA 12 b and the Q-input side of thebaseband amplifier 40. TheQ signal mixer 36 includes a switching mixer that includes first tofourth NMOS transistors 80 to 83, first to fourth ANDcircuits 84 to 87, a switching mixer that includes fifth toeighth NMOS transistors 90 to 93, and fifth to eighth ANDcircuits 94 to 97. The first tofourth NMOS transistors 80 to 83 are placed between the output side of thesecond LNTA 12 b and the non-inverting Q-input side of thebaseband amplifier 40. The fifth toeighth NMOS transistors 90 to 93 are placed between the output side of thesecond LNTA 12 b and the inverting Q-input side of thebaseband amplifier 40. The first ANDcircuit 84 receives the first LO signal SIG000 and the fourth phase control signal CNT270 as input, and drives the gate of thefirst NMOS transistor 80 with the AND output. The second ANDcircuit 85 receives the third LO signal SIG180 and the second phase control signal CNT090 as input, and drives the gate of thesecond NMOS transistor 81 with the AND output. The third ANDcircuit 86 receives the second LO signal SIG090 and the first phase control signal CNT000 as input, and drives the gate of thethird NMOS transistor 82 with the AND output. The fourth ANDcircuit 87 receives the fourth LO signal SIG270 and the third phase control signal CNT180 as input, and drives the gate of thefourth NMOS transistor 83 with the AND output. The fifth ANDcircuit 94 receives the first LO signal SIG000 and the second phase control signal CNT090 as input, and drives the gate of thefifth NMOS transistor 90 with the AND output. The sixth ANDcircuit 95 receives the third LO signal SIG180 and the fourth phase control signal CNT270 as input, and drives the gate of thesixth NMOS transistor 91 with the AND output. The seventh ANDcircuit 96 receives the second LO signal SIG090 and the third phase control signal CNT180 as input, and drives the gate of theseventh NMOS transistor 92 with the AND output. The eighth ANDcircuit 97 receives the fourth LO signal SIG270 and the first phase control signal CNT000 as input, and drives the gate of theeighth NMOS transistor 93 with the AND output. - The I signal
mixer 31 of themixer 30 has two NMOS transistors, one of which is controlled to be on or off by the first LO signal SIG000, and the other of which is controlled to be on or off by the third LO signal SIG180. The I signalmixer 31 thus converts the RF signal received from thefirst antenna 10 a into a differential baseband I signal. Note that the operation of theI signal mixer 31 does not depend on the first to fourth phase control signals CNT000 to CNT270. - The
Q signal mixer 32 of themixer 30 also has two NMOS transistors, one of which is controlled to be on or off by the second LO signal SIG090, and the other of which is controlled to be on or off by the fourth LO signal SIG270. TheQ signal mixer 32 thus outputs a differential baseband Q signal whose phase is shifted by 90 degrees to the differential baseband I signal, which is output by theI signal mixer 31. Note that the operation of theQ signal mixer 32 does not depend on the first to fourth phase control signals CNT000 to CNT270. - On the contrary, the operation of the
phase adjusting mixer 34 depends on the first to fourth phase control signals CNT000 to CNT270, which are input from theDSP 48 illustrated inFIG. 1 . - (1) If the first phase control signal CNT000 is “H (High)” and the other phase control signals CNT090, CNT180, and CNT270 are “L (Low)”, the plurality of AND circuits in the
I signal mixer 35 are activated or deactivated as follows: outputs of the first and the sixth ANDcircuits circuit 64. Thesixth NMOS transistor 71 is controlled to be on or off by the third LO signal SIG180 that is delivered via the activated sixth ANDcircuit 75. Thus, if only the first phase control signal CNT000 is “H”, theI signal mixer 35 converts the RF signal received from thesecond antenna 10 b into the differential baseband I signal without adjusting a phase. - In the
Q signal mixer 36, outputs of the third and the eighth ANDcircuits third NMOS transistor 82 is controlled to be on or off by the second LO signal SIG090 that is delivered via the activated third ANDcircuit 86. Theeighth NMOS transistor 93 is controlled to be on or off by the fourth LO signal SIG270 that is delivered via the activated eighth ANDcircuit 97. TheQ signal mixer 36 thus outputs a differential baseband Q signal whose phase is shifted by 90 degrees to a corresponding differential baseband I signal, which is output by theI signal mixer 35. - As described above, if the first phase control signal CNT000 is “H”, the
phase adjusting mixer 34 converts the RF signal received from thesecond antenna 10 b into the baseband signal, by using an LO signal which is in phase with an LO signal input to themixer 30. Then, a current output from themixer 30 and a current output from thephase adjusting mixer 34 are combined at the input end of thebaseband amplifier 40. - (2) If the second phase control signal CNT090 is “H (High)” and the other phase control signals CNT180, CNT270, and CNT000 are “L (Low)”, the plurality of AND circuits in the
I signal mixer 35 are activated or deactivated as follows: outputs of the third and the eighth ANDcircuits circuit 66. Theeighth NMOS transistor 73 is controlled to be on or off by the fourth LO signal SIG270 that is delivered via the activated eighth ANDcircuit 77. Thus, if only the second phase control signal CNT090 is “H”, theI signal mixer 35 converts the RF signal received from thesecond antenna 10 b into the differential baseband I signal with adjusting phase by 90 degrees. - In the
Q signal mixer 36, outputs of the second and the fifth ANDcircuits second NMOS transistor 81 is controlled to be on or off by the third LO signal SIG180 that is delivered via the activated second ANDcircuit 85. Thefifth NMOS transistor 90 is controlled to be on or off by the first LO signal SIG000 that is delivered via the activated fifth ANDcircuit 94. TheQ signal mixer 36 thus outputs a differential baseband Q signal whose phase is shifted by 90 degrees to a corresponding differential baseband I signal, which is output by theI signal mixer 35. - As described above, if the second phase control signal CNT090 is “H”, the
phase adjusting mixer 34 converts the RF signal received from thesecond antenna 10 b into the baseband signal, by using an LO signal which is shifted in phase by 90 degrees to an LO signal input to themixer 30. Then, a current output from themixer 30 and a current output from thephase adjusting mixer 34 are combined at the input end of thebaseband amplifier 40. - (3) If the third phase control signal CNT180 is “H (High)”, and the other phase control signals CNT270, CNT000, and CNT090 are “L (Low)”, the plurality of AND circuits in the
I signal mixer 35 are activated or deactivated as follows: outputs of the second and the fifth ANDcircuits circuit 65. Thefifth NMOS transistor 70 is controlled to be on or off by the first LO signal SIG000 that is delivered via the activated fifth ANDcircuit 74. Thus, if only the third phase control signal CNT180 is “H”, theI signal mixer 35 converts the RF signal received from thesecond antenna 10 b into the differential baseband I signal with adjusting phase by 180 degrees. - In the
Q signal mixer 36, outputs of the fourth and the seventh ANDcircuits fourth NMOS transistor 83 is controlled to be on or off by the fourth LO signal SIG270 that is delivered via the activated fourth ANDcircuit 87. Theseventh NMOS transistor 92 is controlled to be on or off by the second LO signal SIG090 that is delivered via the activated seventh ANDcircuit 96. TheQ signal mixer 36 thus outputs a differential baseband Q signal whose phase is shifted by 90 degrees to a corresponding differential baseband I signal, which is output by theI signal mixer 35. - As described above, if the third phase control signal CNT180 is “H”, the
phase adjusting mixer 34 converts the RF signal received from thesecond antenna 10 b into the baseband signal, by using an LO signal which is shifted in phase by 180 degrees to an LO signal input to themixer 30. Then, a current output from themixer 30 and a current output from thephase adjusting mixer 34 are combined at the input end of thebaseband amplifier 40. - (4) If the fourth phase control signal CNT270 is “H (High)” and the other phase control signals CNT000, CNT090, and CNT180 are “L (Low)”, the plurality of AND circuits in the
I signal mixer 35 are activated or deactivated as follows: outputs of the fourth and the seventh ANDcircuits circuit 67. Theseventh NMOS transistor 72 is controlled to be on or off by the second LO signal SIG090 that is delivered via the activated seventh ANDcircuit 76. Thus, if only the fourth phase control signal CNT270 is “H”, theI signal mixer 35 converts the RF signal received from thesecond antenna 10 b into the differential baseband I signal with adjusting phase by 270 degrees. - In the
Q signal mixer 36, outputs of the first and the sixth ANDcircuits first NMOS transistor 80 is controlled to be on or off by the first LO signal SIG000 that is delivered via the activated first ANDcircuit 84. Thesixth NMOS transistor 91 is controlled to be on or off by the third LO signal SIG180 that is delivered via the activated sixth ANDcircuit 95. TheQ signal mixer 36 thus outputs a differential baseband Q signal whose phase is shifted by 90 degrees to a corresponding differential baseband I signal, which is output by theI signal mixer 35. - As described above, if the fourth phase control signal CNT270 is “H”, the
phase adjusting mixer 34 converts the RF signal received from thesecond antenna 10 b into the baseband signal, by using an LO signal which is shifted in phase by 270 degrees to an LO signal input to themixer 30. Then, a current output from themixer 30 and a current output from thephase adjusting mixer 34 are combined at the input end of thebaseband amplifier 40. - The
DSP 48 illustrated inFIG. 1 causes the first to fourth phase control signals CNT000 to CNT270 to become “H” in a sequential manner, in a startup, and stores receiving levels obtained at the output of the first ADC 46 (I signal) and at the output of the second ADC 47 (Q signal), for each phase adjusted. TheDSP 48 then adopts a setting of phase adjustment that enables a maximum receiving level. Alternatively, theDSP 48 may continuously monitor the receiving levels, obtained at the output of the first ADC 46 (I signal) and at the output of the second ADC 47 (Q signal), and dynamically change the setting of phase adjustment from a current setting to another setting where an adjusting phase is shifted by 90 degrees to the current setting, when the receiving levels fall below a certain reference level. - According to the first embodiment, since a phase is adjusted by selecting a phase of an LO signal used in the
phase adjusting mixer 34, the time-constant circuits are not desired and a circuit size is reduced than in the related art. Further, any multiband or wideband receiver can be easily achieved. - Configuration of the
LO signal generator 22 is not limited to the configuration illustrated inFIG. 2 . Themixer 30 and thephase adjusting mixer 34 may include PMOS transistors. - The
mixer 30 may be configured to adjust a phase, similarly to thephase adjusting mixer 34. -
FIG. 5 illustrates the configuration of a diversity receiver according to a second embodiment of the present disclosure. The diversity receiver illustrated inFIG. 5 is provided with an LNTA 13 for the I signal and anLNTA 14 for the Q signal, instead of thesecond LNTA 12 b inFIG. 1 . -
FIG. 6 illustrates the detailed configuration example of theLO signal generator 22 inFIG. 5 . Description for the same features as inFIG. 2 is omitted. TheLO signal generator 22 illustrated inFIG. 6 includes a first D-flip-flop 52, a second D-flip-flop 53, and first to fourth ANDcircuits circuit 54 has two input terminals; one of which is connected to a Q terminal of the first D-flip-flop 52, and the other of which is connected to a QB terminal of the second D-flip-flop 53. The first ANDcircuit 54 outputs a first LO signal SIG000. The second ANDcircuit 55 has two input terminals; one of which is connected to the Q terminal of the first D-flip-flop 52, and the other of which is connected to a Q terminal of the second D-flip-flop 53. The second ANDcircuit 55 outputs a second LO signal SIG090. The third ANDcircuit 56 has two input terminals; one of which is connected to a QB terminal of the first D-flip-flop 52, and the other of which is connected to the Q terminal of the second D-flip-flop 53. The third ANDcircuit 56 outputs a third LO signal SIG180. The fourth ANDcircuit 57 has two input terminals; one of which is connected to the QB terminal of the first D-flip-flop 52, and the other of which is connected to the QB terminal of the second D-flip-flop 53. The fourth ANDcircuit 57 outputs a fourth LO signal SIG270. -
FIG. 7 is a signal waveform diagram for describing the operation of theLO signal generator 22 illustrated inFIG. 6 . The positive-phase clock signal CLK and the opposite-phase clock signal CLKB have a duty ratio of 50%. The first to fourth LO signals SIG000, SIG090, SIG180, and SIG270 have half a frequency of the complementary clock signals CLK/CLKB and a duty ratio of 25%, with each LO signal shifted in phase by 90 degrees to a phase of an adjacent LO signal. -
FIG. 8 illustrates the configuration example of the diversity receiver, in which amixer 30 and aphase adjusting mixer 34 inFIG. 5 are illustrated in detail. Detailed description for the same features as inFIG. 4 is omitted. An I signalmixer 35 of thephase adjusting mixer 34 is placed between the output side of theLNTA 13 used for the I signal and connected to asecond antenna 10 b, and a differential I-input side of abaseband amplifier 40.A Q signal mixer 36 of thephase adjusting mixer 34 is placed between the output side of theLNTA 14 used for the Q signal and connected to thesecond antenna 10 b, and a differential Q-input side of thebaseband amplifier 40. - According to the
mixer 30 and thephase adjusting mixer 34 illustrated inFIG. 8 , if the first phase control signal CNT000 is “H (High)” and the other phase control signals CNT090, CNT180, and CNT270 are “L (Low)”, thephase adjusting mixer 34 converts the RF signal received from thesecond antenna 10 b into a baseband signal, by using an LO signal which is in phase with an LO signal input to themixer 30, as inFIG. 4 . If the second phase control signal CNT090 is “H” and the other phase control signals CNT180, CNT270, and CNT000 are “L”, thephase adjusting mixer 34 converts the RF signal received from thesecond antenna 10 b into the baseband signal, by using an LO signal whose phase is shifted by 90 degrees to an LO signal input to themixer 30, as inFIG. 4 . If the third phase control signal CNT180 is “H” and the other phase control signals CNT270, CNT000, and CNT090 are “L”, thephase adjusting mixer 34 converts the RF signal received from thesecond antenna 10 b into the baseband signal, by using an LO signal whose phase is shifted by 180 degrees to an LO signal input to themixer 30, as inFIG. 4 . If the fourth phase control signal CNT270 is “H” and the other phase control signals CNT000, CNT090, and CNT180 are “L”, thephase adjusting mixer 34 converts the RF signal received from thesecond antenna 10 b into the baseband signal, by using an LO signal whose phase is shifted by 270 degrees to an LO signal input to themixer 30, as inFIG. 4 . - As described above, the
DSP 48 illustrated inFIG. 5 sets any one of the first to fourth phase control signals CNT000, CNT090, CNT180, and CNT270 to “H”, thereby adjusting a phase in steps of 90 degrees. As illustrated inFIG. 9 , TheDSP 48 may set both the first and the second phase control signals CNT000 and CNT090 to “H”, or may set both the second and the third phase control signals CNT090 and CNT180 to “H”, or may set both the third and the fourth phase control signals CNT180 and CNT270 to “H”, or may set both the fourth and the first phase control signals CNT270 and CNT000 to “H”. The above setting can adjust a phase in steps of 45 degrees. That is, combining two LO signals whose phases are shifted by 90 degrees to each other causes corresponding phase control signals to be adjusted to an intermediate phase between the two LO signals. - According to the second embodiment, since a phase is adjusted by selecting a phase of an LO signal used in the
phase adjusting mixer 34, the time-constant circuits are not desired and a circuit size is reduced than in the related art. Further, any multiband or wideband receiver can be easily achieved. In addition, the phase adjustment can be performed more finely than in the first embodiment. - Configuration of the
LO signal generator 22 is not limited to the configuration illustrated inFIG. 6 . Themixer 30 and thephase adjusting mixer 34 may include PMOS transistors. - The
LO signal generator 22 may divide an output frequency of thesynthesizer 20 by 2n (where n is a natural number of one or more) and generate 4n LO signals having a duty ratio of 1/(4n)×100%, with each LO signal shifted in phase by 360/(4n) degrees to a phase of an adjacent LO signal. Themixer 30 and thephase adjusting mixer 34 may use the 4n LO signals to convert a frequency. When n is a natural number of two or more, thephase adjusting mixer 34 may include three or more switching mixers that operate together. -
FIG. 10 illustrates the configuration of a diversity receiver according to a third embodiment of the present disclosure. Description for the same features as inFIG. 2 is omitted. The diversity receiver illustrated inFIG. 10 includes a balun (B) 11 a provided between afirst antenna 10 a and a first LNTA 12 a, for single-to-differential conversion. The diversity receiver inFIG. 10 also includes another balun (B) 11 b provided between asecond antenna 10 b and asecond LNTA 12 b, for single-to-differential conversion. Thesecond LNTA 12 b includes an LNTA 13 for the I signal and anLNTA 14 for the Q signal. The first LNTA 12 a, thesecond LNTA 12 b, themixer 30, and thephase adjusting mixer 34 each have a differential input and a differential output. That is, themixer 30 and thephase adjusting mixer 34 in the third embodiment are double balanced mixers. - The diversity receiver in
FIG. 10 differs from those in the first embodiment (FIG. 1 ) and the second embodiment (FIG. 5 ) in that the diversity receiver inFIG. 10 has a fully differential configuration, but operates in the same manner as in the first and the second embodiments. Description for the detailed internal configurations of themixer 30 and thephase adjusting mixer 34 is omitted. - As described above, the diversity receiver according to the present disclosure can have a reduced circuit size than in the related art, and can be used advantageously.
Claims (8)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014204931A JP6325958B2 (en) | 2014-10-03 | 2014-10-03 | Diversity receiver |
JP2014-204931 | 2014-10-03 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160099765A1 true US20160099765A1 (en) | 2016-04-07 |
US9312942B1 US9312942B1 (en) | 2016-04-12 |
Family
ID=55633581
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/855,428 Expired - Fee Related US9312942B1 (en) | 2014-10-03 | 2015-09-16 | Diversity receiver |
Country Status (2)
Country | Link |
---|---|
US (1) | US9312942B1 (en) |
JP (1) | JP6325958B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190173519A1 (en) * | 2015-06-01 | 2019-06-06 | Transfert Plus Societe En Commandite | Systems and methods for ultra wideband impulse radio receivers |
US10454665B2 (en) * | 2018-03-16 | 2019-10-22 | Qualcomm Incorporated | Hybrid-controlled clock generation |
US10778267B1 (en) * | 2019-09-04 | 2020-09-15 | Realtek Semiconductor Corp. | Radio frequency signal detector and method thereof |
US11258433B1 (en) * | 2020-09-16 | 2022-02-22 | Kioxia Corporation | Semiconductor integrated circuit and receiving device |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3656990B2 (en) * | 2001-03-09 | 2005-06-08 | 株式会社東芝 | Signal distribution phase switching circuit and active array antenna system |
JP3709357B2 (en) * | 2001-06-29 | 2005-10-26 | アイコム株式会社 | Active phased array antenna |
JP2003018123A (en) * | 2001-07-05 | 2003-01-17 | Alps Electric Co Ltd | Ofdm receiver |
EP1318641A3 (en) * | 2001-12-10 | 2006-10-04 | Alps Electric Co., Ltd. | Carrier recovery with antenna diversity |
JP2005223742A (en) * | 2004-02-06 | 2005-08-18 | Sony Corp | Receiving circuit and receiving device |
JP2007103991A (en) * | 2005-09-30 | 2007-04-19 | Hitachi Kokusai Electric Inc | Method and apparatus of controlling phase of diversity reception |
JP2009296482A (en) * | 2008-06-09 | 2009-12-17 | Alps Electric Co Ltd | Diversity receiver |
JP2012010220A (en) * | 2010-06-28 | 2012-01-12 | Seiko Epson Corp | Switching circuit and reception circuit |
JP6004968B2 (en) * | 2013-02-27 | 2016-10-12 | パナソニック株式会社 | Receiving machine |
-
2014
- 2014-10-03 JP JP2014204931A patent/JP6325958B2/en active Active
-
2015
- 2015-09-16 US US14/855,428 patent/US9312942B1/en not_active Expired - Fee Related
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190173519A1 (en) * | 2015-06-01 | 2019-06-06 | Transfert Plus Societe En Commandite | Systems and methods for ultra wideband impulse radio receivers |
US11070248B2 (en) * | 2015-06-01 | 2021-07-20 | Transfert Plus Societe En Commandite | Systems and methods for ultra wideband impulse radio receivers |
US11444656B2 (en) | 2015-06-01 | 2022-09-13 | Transfert Plus, Societe En Commandite | Systems and methods for ultra wideband impulse radio transceivers |
US11496180B2 (en) | 2015-06-01 | 2022-11-08 | Transfert Plus, Societe En Commandite | Systems and methods for ultra wideband impulse radio transceivers |
US11601161B2 (en) | 2015-06-01 | 2023-03-07 | Transfert Plus, Société En Commandite | Systems and methods for ultra wideband impulse radio transceivers |
US11658701B2 (en) | 2015-06-01 | 2023-05-23 | Transfert Plus, Société En Commandite | Systems and methods for ultra wideband impulse radio transceivers |
US11817898B2 (en) | 2015-06-01 | 2023-11-14 | Transfert Plus Societe En Commandite | Systems and methods for ultra wideband impulse radio protocols |
US10454665B2 (en) * | 2018-03-16 | 2019-10-22 | Qualcomm Incorporated | Hybrid-controlled clock generation |
US10778267B1 (en) * | 2019-09-04 | 2020-09-15 | Realtek Semiconductor Corp. | Radio frequency signal detector and method thereof |
CN112543067A (en) * | 2019-09-04 | 2021-03-23 | 瑞昱半导体股份有限公司 | Radio frequency signal detector and method thereof |
TWI762998B (en) * | 2019-09-04 | 2022-05-01 | 瑞昱半導體股份有限公司 | Radio frequency signal detector and method thereof |
US11258433B1 (en) * | 2020-09-16 | 2022-02-22 | Kioxia Corporation | Semiconductor integrated circuit and receiving device |
Also Published As
Publication number | Publication date |
---|---|
JP6325958B2 (en) | 2018-05-16 |
JP2016076779A (en) | 2016-05-12 |
US9312942B1 (en) | 2016-04-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7844233B2 (en) | Passive amplification of signals | |
US7668527B2 (en) | Multi-function passive frequency mixer | |
JP5436455B2 (en) | Harmonic rejection mixer | |
US9312942B1 (en) | Diversity receiver | |
US8212602B2 (en) | System and method for signal mixing based on high order harmonics | |
US8766834B2 (en) | Discrete time analog circuit and receiver using same | |
US20100134154A1 (en) | Odd number frequency dividing circuit | |
US20080132192A1 (en) | Multi-band receiver | |
CN101507103A (en) | Multi-function passive frequency mixer | |
US9680454B2 (en) | Frequency tripler and local oscillator generator | |
TWI793900B (en) | Method of measuring slew rate in current integrating phase interpolator having programmable bias current and apparatus | |
US9112482B2 (en) | Receiver | |
EP3982536A1 (en) | Bias arrangements with linearization transistors sensing rf signals and providing bias signals at different terminals | |
US10819284B2 (en) | Circuits for modulated-mixer-clock multi-branch receivers | |
CN110311192B (en) | Phase shifter and wireless communication device | |
Kim et al. | Highly efficient and wideband digital quadrature transmitter | |
US20230170861A1 (en) | Integrated directional coupler for broadband amplifier | |
US10404304B2 (en) | Method and system for a baseband cross-bar | |
CN116670936A (en) | Phased array device and communication equipment | |
US20160142059A1 (en) | Differential Odd Integer Divider | |
US9209750B2 (en) | Harmonic rejection mixer | |
KR20120077541A (en) | Discrete time receiver | |
JP2009171349A (en) | Receiver | |
US9319076B2 (en) | Modulation method for improving signal conversion gain and high-gain modulator thereof | |
Bakar et al. | Multiband integrated synthetic aperture radar (SAR) receiver |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: PANASONIC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HOSOKAWA, YOSHIFUMI;REEL/FRAME:036699/0013 Effective date: 20150904 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20240412 |