US20150330845A1 - Semiconductor device including sensor - Google Patents
Semiconductor device including sensor Download PDFInfo
- Publication number
- US20150330845A1 US20150330845A1 US14/707,951 US201514707951A US2015330845A1 US 20150330845 A1 US20150330845 A1 US 20150330845A1 US 201514707951 A US201514707951 A US 201514707951A US 2015330845 A1 US2015330845 A1 US 2015330845A1
- Authority
- US
- United States
- Prior art keywords
- signal
- output
- circuit
- latch circuit
- nodes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01K—MEASURING TEMPERATURE; MEASURING QUANTITY OF HEAT; THERMALLY-SENSITIVE ELEMENTS NOT OTHERWISE PROVIDED FOR
- G01K13/00—Thermometers specially adapted for specific purposes
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01K—MEASURING TEMPERATURE; MEASURING QUANTITY OF HEAT; THERMALLY-SENSITIVE ELEMENTS NOT OTHERWISE PROVIDED FOR
- G01K7/00—Measuring temperature based on the use of electric or magnetic elements directly sensitive to heat ; Power supply therefor, e.g. using thermoelectric elements
- G01K7/01—Measuring temperature based on the use of electric or magnetic elements directly sensitive to heat ; Power supply therefor, e.g. using thermoelectric elements using semiconducting elements having PN junctions
Definitions
- the present invention relates to a semiconductor device and particularly to a semiconductor device including a physical quantity sensor that measures physical quantities, such as temperatures.
- a semiconductor device such as DRAM (Dynamic Random Access Memory) may include a temperature sensor that measures a chip temperature. Temperature information obtained by the temperature sensor is used for operations of various circuits, such as a refresh control unit, (Japanese Patent Application Laid Open No. 2002-343079)
- FIG. 1 is a block diagram of a semiconductor device according to one embodiment of the present invention.
- FIG. 2 is a waveform chart showing shift timing of control signals
- FIG. 3 is a block diagram of a configuration of a detection signal generator
- FIG. 4 is a timing chart for explaining an operation of a temperature sensor
- FIG. 5 is a first timing chart for explaining an operation of the detection signal generator
- FIG. 6 is a second timing chart for explaining an operation of the detection signal generator
- FIG. 7 is a third timing chart for explaining an operation of the detection signal generator.
- FIG. 8 is a fourth timing chart for explaining an operation of the detection signal generator.
- FIG. 1 is a block diagram of a semiconductor device 10 according to one embodiment of the present invention.
- the semiconductor device 10 according to this embodiment is a DRAM.
- the semiconductor device according to this embodiment is not limited to the DRAM.
- the present invention may be applied also to other semiconductor memory devices, such as a SRAM, ReRAM, and flash memory, and also to logic-processing semiconductor memory devices, such as a CPU and DSP.
- the semiconductor device 10 includes a clock terminal group 11 , a command terminal group 12 , an address terminal group 13 , a data input/output terminal group 14 , and a power terminal group 15 , which work as external terminals.
- These external terminals i.e., the clock terminal group 11 , the command terminal group 12 , the address terminal group 13 , the data input/output terminal group 14 , and the power terminal group 15 are connected to a clock input circuit 21 , a command input circuit 22 , an address input circuit 23 , a data input/output circuit 24 , and an internal voltage generator 25 , respectively.
- the semiconductor device 10 also includes a power terminal group 16 serving as dedicated terminals for the data input/output circuit 24 .
- the data input/output circuit 24 includes data output buffers.
- the semiconductor device 10 further includes a timing generator 30 , an internal clock generator 31 , a command decoder 32 , an address control circuit 33 , a mode register 34 , a memory cell array 35 , a row decoder 36 , a column decoder 37 , a main amplifier 38 , a logic circuit 39 , and a detection signal generator 40 .
- the clock terminal group 11 receives external clock signals CK and /ck.
- the dock input circuit 21 receives the incoming external dock signals CK and /CK from the dock terminal group 11 and generates internal dock signals ICLK synchronized with the external dock signals CK and /CK. The dock input circuit 21 then outputs the internal dock signal ICLK to the timing generator 30 and to the internal dock generator 31 .
- the timing generator 30 Based on the internal dock signal ICLK, the timing generator 30 generates various internal docks that are timing-adjusted. Various internal docks generated by the timing generator 30 are supplied to circuit blocks included in the semiconductor device 10 .
- the internal clock generator 31 is, for example, a DLL circuit.
- the internal dock generator 31 adjusts the phase of the internal dock signal ICLK, and thereby generates an input/output dock signal LCLK.
- the internal dock generator 31 carries out a phase adjusting operation to set a phase difference between the external dock signal CK or /CK and the input/output dock signal LCLK to a given phase difference value.
- the internal dock generator 31 supplies the input/output dock signal LCLK to the data input/output circuit 24 .
- the command terminal group 12 receives a command signal COM.
- the command signal COM includes, for example, a row address strobe signal /RAS, a column address strobe signal /CAS, a chip select signal /CS, a dock enable signal CKE., etc.
- the command input circuit 22 receives the incoming command signal COM from the command terminal group 12 and outputs the command signal COM to the command decoder 32 .
- the clock enable signal CKE of the command signal COM is output to the internal clock generator 31 .
- the command decoder 32 receives the command signal COM.
- the command decoder 32 saves, decodes, and counts command signals, and thereby generates internal command signals.
- the command decoder 32 generates these internal command signals to include an active command IACT, read command IRD, write command IWR, mode register setting command MRS, and mode register read command MMRR.
- the address terminal group 13 receives an address signal ADD.
- the address input circuit 23 receives the incoming address signal ADD from the address terminal group 13 and outputs the address signal ADD to the address control circuit 33 .
- the address control circuit 33 receives the incoming address signal ADD from the address input circuit 23 .
- the address control circuit 33 outputs a mode signal MADD including the address signal ADD to the mode register 34 .
- the address control circuit 33 outputs an address signal ADD representing a row address XADD to the row decoder 36 , and outputs an address signal ADD representing a column address YADD to the column decoder 37 .
- the mode register 34 is the register with which operational parameters of the semiconductor device 10 (e.g., burst length or CAS latency) are registered.
- the mode register 34 receives the mode register setting command MRS from the command decoder 32 and the mode signal MADD from the address control circuit 33 , and registers an operational parameter that is specified based on the mode register setting command MRS and the mode signal MADD.
- the memory cell array 35 includes multiple word lines WL, multiple bit lines BL and /BL, and multiple memory cells MC. Each memory cell MC is specified by a word line WL and a bit line BL or /BL.
- the row decoder 36 receives the incoming row address XADD from the address control circuit 33 and an incoming active command IACT from the command decoder 32 . Upon receiving the active command ACT, the row decoder 36 selects the word line WL corresponding to the row address from the multiple word lines WL in the memory cell array 35 .
- FIG. 1 depicts one word line WL, a pair of bit lines BL and /BL, and one memory cell MC.
- the bit lines BL and /BL are connected to a corresponding sense amplifier RAMP.
- the column decoder 37 receives the incoming column address YADD from the address control circuit 33 and further receives an incoming read command IRD and a write command IWR from the command decoder 32 . Upon receiving the column address YADD and the read command IRD or write command IWR, the column decoder 37 activates a column selection signal YS corresponding to the column address YADD.
- the sense amplifier SAMP corresponding to the column selection signal YS is connected to a pair of local I/O lines LIOT and LIOB, which are connected to a pair of main I/O lines MIOT and MIOB via a connection circuit TG.
- the pair of main I/O lines MIOT and MIOB are connected to the main amplifier 38 .
- data DQ received by the data input/output terminal 14 is transferred to the data input/output circuit 24 , the main amplifier 38 , the pair of main I/O lines MIOT and MIOB, and the pair of local I/O lines LIOT and LIOB in order.
- the transferred data DQ is then written to a memory cell MC corresponding to a sense amplifier SAMP selected by the column decoder 37 , via the SAMP.
- the data input/output circuit 24 receives the incoming input/output clock signal LCLK from the internal clock generator 31 . When the read operation is carried out, the data input/output circuit 24 outputs the data DQ to the data input/output terminal group 14 in synchronization with the input/output clock signal LCLK.
- the power terminal group 15 receives a higher source voltage VDD and a lower source voltage VSS.
- the internal voltage generator 25 receives the incoming source voltages VDD and VSS from the power terminal group 15 and generates internal voltages, such as a voltage VPP, voltage VOD, voltage VARY, and voltage VPERI.
- the voltage VPP is used mainly by the row decoder 36 .
- the voltages VOD and VARY are used mainly by the sense amplifier SAMP,
- the voltage VPERI is used as an operating voltage for other peripheral circuits.
- the power terminal group 16 receives a higher source voltage VDDQ and a lower source voltage VSSQ.
- the voltages VDDQ and VSSQ are used as operating voltages for the data input/output circuit 24 .
- a signal name with “/” appended at the beginning represents a complementary signal to an original signal defined by the signal name, or means a low-active signal.
- the external clock signal CK and the external clock signal /CK are, therefore, complementary to each other.
- the logic circuit 39 receives a mode register read command MMRR. When receiving the mode register read command MMRR, the logic circuit 39 activates a control signal MMIRR 1 and a control signal MMRR 4 in order. The control signals MMRR 1 and MMRR 4 are input to the detection signal generator 40 .
- the detection signal generator 40 supplies a detection signal COP to the data input/output circuit 24 , which then outputs the detection signal COP to the outside of the semiconductor device 10 through the data input/output terminal group 14 ,
- FIG. 2 is a waveform chart showing shift timing of the control signals MMRR 1 and MMRR 4 .
- the mode register read command MMRR is specified as a three-clock-cycle command.
- the control signals MMRR 1 and MMRR 4 are at a low voltage level.
- the control signal MMRR 1 shifts to the high voltage level.
- the control signal MMRRI is at the high voltage level while the control signal MMRR 4 is at the low voltage level.
- the control signal MMRR 4 shifts to the high voltage level.
- the control signal MMRR 1 shifts to the high voltage level first and after the passage of 2 clock cycles, the control signal MMRR 4 then shifts to the high voltage level.
- FIG. 3 is a block diagram of a configuration of the detection signal generator 40 according to this embodiment.
- the detection signal generator 40 has an oscillator 51 and a temperature sensor 52 .
- the oscillator 51 automatically generates a cyclic oscillation signal TSEN, which does not synchronize with the external clock signals CK and /CK.
- the temperature sensor 52 performs temperature measurement in synchronization with the oscillation signal TSEN, and outputs a measured chip temperature as a 3-bit sense signal TEMPOP. During a temperature measurement period, the temperature sensor 52 activates a monitoring signal TSREADY at a monitoring node. When the temperature measurement is over and the value of the sense signal TEMPOP is defined, a control signal TRAN is activated.
- the detection signal generator 40 also has latch circuits 61 to 63 , a selector 53 , and an SR latch circuit 54 .
- the first latch circuit 61 latches the sense signal TEMPOP in synchronization with a rising edge of the control signal TRAN.
- a 3-bit detection signal T 1 output from the first latch circuit 61 is supplied to a first input node of the selector 53 .
- the second latch circuit 62 latches a detection signal T 1 ′ in synchronization with a rising edge of the control signal MMRR 1 .
- the detection signal T 1 ′ is a signal created by delaying the detection signal T 1 , which is output from the first latch circuit 61 , through a delay circuit 55 .
- a 3-bit detection signal T 2 output from the second latch circuit 62 is supplied to a second input node of the selector 53 .
- the third latch circuit 63 latches a detection signal T 3 in synchronization with a rising edge of the control signal MMRR 4 .
- the detection signal T 3 is output from the selector 53 .
- a 3-bit detection signal COP output from the third latch circuit 63 is supplied to the data input/output circuit 24 .
- the selector 53 selects either the detection signal T 1 or detection signal T 2 , based on a control signal MMRRFAST, and outputs the selected detection signal as the detection signal T 3 ,
- the selector 53 includes two transfer gates G 1 and G 2 switching on independently of each other.
- the gate electrodes of transistors respectively making up the transfer gates G 1 and G 2 are supplied with the incoming control signal MMRRFAST or the reverse signal thereto.
- the transfer gate G 1 When the control signal MMRRFAST is at low voltage level, the transfer gate G 1 is switched on, which connects the first latch circuit 61 to the third latch circuit 63 . In this case, the detection signal T 3 is identical with the detection signal T 1 .
- the transfer gate G 2 When the control signal MMRRFAST is at the high voltage level, in contrast, the transfer gate G 2 is switched on, which connects the second latch circuit 62 to the third latch circuit 63 . In this case, the detection signal T 3 is identical with the detection signal T 2 .
- the control signal MMRRFAST is Generated by the SR latch circuit 54 , which is a selection signal generator.
- a set node of the SR latch circuit (a selector control circuit) 54 receives the control signal MMRR 1 , while a reset node of the SR latch circuit 54 receives the monitoring signal TSREADY.
- the control signal MMRRFAST shifts to the high voltage level.
- the control signal MMRRFAST shifts back to the low voltage level.
- FIG. 4 is a timing chart for explaining an operation of the temperature sensor 52 .
- the temperature sensor 52 operates in synchronization with the cyclically activated oscillation signal TSEN.
- the cycle of the oscillation signal TSEN is 16 msec.
- an active signal TSACTIVE which is an internal signal of the temperature sensor 52 , is temporarily activated to the high voltage level.
- a period during which the active signal TSACTIVE stays at the high voltage level is equivalent to the operation period of the temperature sensor 52 .
- the temperature sensor 52 measures a chip temperature, and updates the value of the sense signal TEMPOP based on the measured chip temperature. During a period of updating the value of the sense signal TEMPOP, the value of the sense signal TEMPOP is temporarily left undefined. In FIG. 4 , hatched periods each represent a period during which the value of the sense signal TEMPOP is left undefined. During this period, the temperature sensor 52 keeps the monitoring signal TSREADY indicating that the value of the sense signal TEMPOP is undefined, at the low voltage level.
- the control signal TRAN shifts to the high voltage level.
- the sense signal TEMPOP is latched by the first latch circuit 61 .
- the value of the detection signal T 1 output from the first latch circuit 61 is updated.
- the sense signal TEMPOP is latched inside the temperature sensor 52 and its value is fixed. Because temperature measurement by the temperature sensor 52 has been completed at this point of time, the value of the sense signal TEMPOP output from the temperature sensor 52 is not changed at this point of time.
- FIGS. 7 to 10 are timing charts for explaining operations of the detection signal generator 40 .
- a period during which the monitoring signal TSREADY stays at low voltage level does not overlap a period during which the control signal MMRR 1 stays at a high voltage level.
- the monitoring signal TSREADY shifts to the low voltage level at time t 1 and shifts back to the high voltage level at time t 12 .
- the control signal MMRR 1 shifts to the high voltage level at time t 13 and shifts back to the low voltage level at time t 15 .
- the SR latch circuit 54 shown in FIG. 3 is kept in its reset state, in which case the control signal MMRRFAST is kept at the low voltage level.
- the selector 53 constantly selects the detection signal T 1 .
- the value of the detection signal T 3 constantly matches the value of the detection signal T 1 .
- the detection signal T 1 (2nd data) is constantly used as the detection signal T 3 .
- This allows the latest temperature information to be transferred to the data input/output circuit 24 .
- almost simultaneous activation of the control signal TRAN and the control signal MMRR 4 does not occur. For this reason, the detection signal T 3 with its value undefined is not latched by the third latch circuit 63 .
- the second latch circuit 62 latches the delayed detection signal T 1 ′.
- the value of the detection signal T 2 output from the second latch circuit 62 is updated at time t 13 .
- the control signal MMRRFAST is kept at the low voltage level under the condition of FIG. 5 , the detection signal T 2 output from the second latch circuit 62 is not used under this condition.
- a period during which the monitoring signal TSREADY stays at the low voltage level overlaps a period during which the control signal MMRR 1 stays at the high voltage level.
- the control signal MMRR 1 shifts to the high voltage level at time t 22 before the monitoring signal TSREADY shifts back to the high voltage level at time t 23 .
- the control signal MMRR 4 shifts to the high voltage level at time t 24 and then the control signals MMRR 1 and MMRR 4 shift back to the low voltage level at time t 25 .
- the SR latch circuit 54 shifts to set state at time t 22 and remains in this state until time t 25 .
- the control signal MMRRFAST stays at the high voltage level.
- the selector 53 selects the detection signal T 2 and outputs it as the detection signal T 3 .
- the second latch circuit 62 latches the delayed detection signal T 1 ′. As a result, the value of the detection signal T 2 output from the second latch circuit 62 is updated at time t 22 .
- the third latch circuit 63 latches the detection signal T 3 .
- the value of the detection signal COP is updated.
- the detection signal T 2 (1st data) is used as the detection signal T 3 .
- the detection signal T 3 with its value undefined is not latched by the third latch circuit 63 because the detection signal T 1 is not used.
- a period during which the monitoring signal TSREADY stays at the low voltage level overlaps a period during which the control signal MMRR 1 stays at the high voltage level, as in the example of FIG. 6 .
- the monitoring signal TSREADY shifts to the low voltage level at time t 32 before the control signal MMRR 1 shifts back to the low voltage level at time t 35 .
- the monitoring signal TSREADY shifts back to the high voltage level at time t 33 and the control signal MMRR 4 shifts to the high voltage level at time t 34 .
- the SR latch circuit 54 shifts to set state at time t 32 and remains in this state until time t 35 .
- the control signal MMRRFAST stays at the high voltage level.
- the selector 53 selects the detection signal T 2 and outputs it as the detection signal T 3 .
- the second latch circuit 62 latches the delayed detection signal T 1 ′. As a result, the value of the detection signal T 2 output from the second latch circuit 62 is updated at time t 31 .
- the third latch circuit 63 latches the detection signal T 3 .
- the value of the detection signal COP is updated.
- the detection signal T 2 (1st data) is used as the detection signal T 3 , as in the example of FIG. 6 .
- the detection signal T 3 with its value undefined is not latched by the third latch circuit 63 because the detection signal T 1 is not used.
- a period during which the monitoring signal TSREADY stays at the low voltage level overlaps a period during which the control signal MMRR 1 stays at the high voltage level, as in the example of FIG. 6 .
- the monitoring signal TSREADY shifts to the low voltage level at time t 43 before the control signal MMRR 1 shifts back to the low voltage level at time t 44 .
- the monitoring signal TSREADY shifts back to the high voltage level at time t 45 .
- the control signal MMRR 4 shifts to the high voltage level at time t 42 .
- the SR latch circuit 54 shifts to set state at time t 44 and remains in this state until time t 45 .
- the control signal MMRRFAST stays at the high voltage level.
- the selector 53 selects the detection signal T 2 .
- time t 42 at which the MMRR 4 shifts to the high voltage level belongs to the past.
- the third latch circuit 63 therefore, latches the detection signal T 3 having passed through the first latch circuit 61 . In other words, the detection signal T 2 output from the second latch circuit 62 is not used.
- the detection signal T 1 (1st data) is used as the detection signal T 3 .
- This allows the latest temperature information to be transferred to the data input/output circuit 24 .
- almost simultaneous activation of the control signal TRAN and the control signal MMRR 4 does not occur. For this reason, the detection signal T 3 with its value undefined is not latched by the third latch circuit 63 .
- the detection signal generator 40 of this embodiment when the first latch circuit 61 and the third latch circuit 63 may possibly perform their latching actions almost simultaneously, the detection signal T 2 from the second latch circuit 62 is selected. This prevents a case where the detection signal T 3 with its value undefined is latched by the third latch circuit 63 as a result of overlapping latching actions.
- a possibility that the first latch circuit 61 and the third latch circuit 63 perform their latching actions almost simultaneously can be detected by watching the monitoring signal TSREADY and the control signal MMRR 1 .
- the monitoring signal TSREADY stays at the low voltage level during a given period (e.g., period between time t 11 and time t 12 ) before a point of time of activation of the control signal TRAN, knowing the monitoring signal TSREADY is at the low voltage level leads to a conclusion that activation of the control signal TRAN is near.
- control signal MMRR 1 stays at the high voltage level during a given period (e.g., period between time t 13 and time t 14 ) before a point of time of activation of the control signal MMRR 4 .
- knowing the control signal MMRR 1 is at the high voltage level leads to a conclusion that activation of the control signal MMRR 4 is near.
- the selector 53 switches transfer gate connection and selects the detection signal T 2 .
- the detection signal T 3 with its value undefined is not latched by the third latch circuit 63 .
- the semiconductor device including the temperature sensor has been described in the above embodiments.
- the present invention may be applied not only to such a semiconductor device but also to a wide variety of semiconductor devices having physical quantity sensors.
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Dram (AREA)
Abstract
Description
- This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2014-100510 filed on May 14, 2014, the disclosure of which are incorporated herein in its entirely by reference.
- 1. Field of the Invention
- The present invention relates to a semiconductor device and particularly to a semiconductor device including a physical quantity sensor that measures physical quantities, such as temperatures.
- 2. Description of Related Art
- A semiconductor device, such as DRAM (Dynamic Random Access Memory), may include a temperature sensor that measures a chip temperature. Temperature information obtained by the temperature sensor is used for operations of various circuits, such as a refresh control unit, (Japanese Patent Application Laid Open No. 2002-343079)
- The above features and advantages of the present invention will be more apparent from the following description of certain preferred embodiments taken in conjunction with the accompanying drawings, in which:
-
FIG. 1 is a block diagram of a semiconductor device according to one embodiment of the present invention; -
FIG. 2 is a waveform chart showing shift timing of control signals; -
FIG. 3 is a block diagram of a configuration of a detection signal generator; -
FIG. 4 is a timing chart for explaining an operation of a temperature sensor; -
FIG. 5 is a first timing chart for explaining an operation of the detection signal generator; -
FIG. 6 is a second timing chart for explaining an operation of the detection signal generator; -
FIG. 7 is a third timing chart for explaining an operation of the detection signal generator; and -
FIG. 8 is a fourth timing chart for explaining an operation of the detection signal generator. - The invention will be now described herein with reference to illustrative embodiments. Those skilled in the art will recognize that many alternative embodiments can be realized using the teachings of the present invention and that the invention is not limited to the embodiments illustrated for explanatory purposes.
-
FIG. 1 is a block diagram of asemiconductor device 10 according to one embodiment of the present invention. - The
semiconductor device 10 according to this embodiment is a DRAM. However, the semiconductor device according to this embodiment is not limited to the DRAM. The present invention may be applied also to other semiconductor memory devices, such as a SRAM, ReRAM, and flash memory, and also to logic-processing semiconductor memory devices, such as a CPU and DSP. - Referring now to
FIG. 1 , thesemiconductor device 10 according to a first embodiment of the present invention includes aclock terminal group 11, acommand terminal group 12, anaddress terminal group 13, a data input/output terminal group 14, and apower terminal group 15, which work as external terminals. These external terminals, i.e., theclock terminal group 11, thecommand terminal group 12, theaddress terminal group 13, the data input/output terminal group 14, and thepower terminal group 15 are connected to aclock input circuit 21, acommand input circuit 22, anaddress input circuit 23, a data input/output circuit 24, and aninternal voltage generator 25, respectively. Thesemiconductor device 10 also includes apower terminal group 16 serving as dedicated terminals for the data input/output circuit 24. The data input/output circuit 24 includes data output buffers. - The
semiconductor device 10 further includes atiming generator 30, aninternal clock generator 31, acommand decoder 32, anaddress control circuit 33, amode register 34, amemory cell array 35, arow decoder 36, acolumn decoder 37, amain amplifier 38, alogic circuit 39, and adetection signal generator 40. - The
clock terminal group 11 receives external clock signals CK and /ck. - The
dock input circuit 21 receives the incoming external dock signals CK and /CK from thedock terminal group 11 and generates internal dock signals ICLK synchronized with the external dock signals CK and /CK. Thedock input circuit 21 then outputs the internal dock signal ICLK to thetiming generator 30 and to theinternal dock generator 31. - Based on the internal dock signal ICLK, the
timing generator 30 generates various internal docks that are timing-adjusted. Various internal docks generated by thetiming generator 30 are supplied to circuit blocks included in thesemiconductor device 10. - The
internal clock generator 31 is, for example, a DLL circuit. Theinternal dock generator 31 adjusts the phase of the internal dock signal ICLK, and thereby generates an input/output dock signal LCLK. Theinternal dock generator 31 carries out a phase adjusting operation to set a phase difference between the external dock signal CK or /CK and the input/output dock signal LCLK to a given phase difference value. Theinternal dock generator 31 supplies the input/output dock signal LCLK to the data input/output circuit 24. - The
command terminal group 12 receives a command signal COM. The command signal COM includes, for example, a row address strobe signal /RAS, a column address strobe signal /CAS, a chip select signal /CS, a dock enable signal CKE., etc. - The
command input circuit 22 receives the incoming command signal COM from thecommand terminal group 12 and outputs the command signal COM to thecommand decoder 32. The clock enable signal CKE of the command signal COM is output to theinternal clock generator 31. - The
command decoder 32 receives the command signal COM. Thecommand decoder 32 saves, decodes, and counts command signals, and thereby generates internal command signals. Thecommand decoder 32 generates these internal command signals to include an active command IACT, read command IRD, write command IWR, mode register setting command MRS, and mode register read command MMRR. - The
address terminal group 13 receives an address signal ADD. - The
address input circuit 23 receives the incoming address signal ADD from theaddress terminal group 13 and outputs the address signal ADD to theaddress control circuit 33. - The
address control circuit 33 receives the incoming address signal ADD from theaddress input circuit 23. When the mode register setting command MRS is activated, theaddress control circuit 33 outputs a mode signal MADD including the address signal ADD to themode register 34. Theaddress control circuit 33 outputs an address signal ADD representing a row address XADD to therow decoder 36, and outputs an address signal ADD representing a column address YADD to thecolumn decoder 37. - The
mode register 34 is the register with which operational parameters of the semiconductor device 10 (e.g., burst length or CAS latency) are registered. Themode register 34 receives the mode register setting command MRS from thecommand decoder 32 and the mode signal MADD from theaddress control circuit 33, and registers an operational parameter that is specified based on the mode register setting command MRS and the mode signal MADD. - The
memory cell array 35 includes multiple word lines WL, multiple bit lines BL and /BL, and multiple memory cells MC. Each memory cell MC is specified by a word line WL and a bit line BL or /BL. - The
row decoder 36 receives the incoming row address XADD from theaddress control circuit 33 and an incoming active command IACT from thecommand decoder 32. Upon receiving the active command ACT, therow decoder 36 selects the word line WL corresponding to the row address from the multiple word lines WL in thememory cell array 35. - In the
memory cell array 35, the word lines WL intersect with the bit lines BL and /BL, and the memory cells MC are arranged at their intersections. For simpler description,FIG. 1 depicts one word line WL, a pair of bit lines BL and /BL, and one memory cell MC. The bit lines BL and /BL are connected to a corresponding sense amplifier RAMP. - The
column decoder 37 receives the incoming column address YADD from theaddress control circuit 33 and further receives an incoming read command IRD and a write command IWR from thecommand decoder 32. Upon receiving the column address YADD and the read command IRD or write command IWR, thecolumn decoder 37 activates a column selection signal YS corresponding to the column address YADD. - When the column selection signal YS is activated, the sense amplifier SAMP corresponding to the column selection signal YS is connected to a pair of local I/O lines LIOT and LIOB, which are connected to a pair of main I/O lines MIOT and MIOB via a connection circuit TG. The pair of main I/O lines MIOT and MIOB are connected to the
main amplifier 38. - When a read operation is carried out (when the read command TRD is issued), data stored in memory cells MC selected by word lines WL are amplified by the sense amplifiers SAMP corresponding to the memory cells MC. From that data, a piece of data amplified by a sense amplifier SAMP selected by the
column decoder 37 is transferred to themain amplifier 38 via the pair of local I/O lines LIOT and LIOB and the pair of main I/O lines MIOT and MIOB. Themain amplifier 38 further amplifies the data transferred thereto. Data DQ output from themain amplifier 38 is transferred through the data input/output circuit 24 to the data input/output terminal group 14 and is output therefrom to the outside. - When a write operation is carried out (when the write command MR is issued), data DQ received by the data input/
output terminal 14 is transferred to the data input/output circuit 24, themain amplifier 38, the pair of main I/O lines MIOT and MIOB, and the pair of local I/O lines LIOT and LIOB in order. The transferred data DQ is then written to a memory cell MC corresponding to a sense amplifier SAMP selected by thecolumn decoder 37, via the SAMP. - The data input/
output circuit 24 receives the incoming input/output clock signal LCLK from theinternal clock generator 31. When the read operation is carried out, the data input/output circuit 24 outputs the data DQ to the data input/output terminal group 14 in synchronization with the input/output clock signal LCLK. - The
power terminal group 15 receives a higher source voltage VDD and a lower source voltage VSS. - The
internal voltage generator 25 receives the incoming source voltages VDD and VSS from thepower terminal group 15 and generates internal voltages, such as a voltage VPP, voltage VOD, voltage VARY, and voltage VPERI. - The voltage VPP is used mainly by the
row decoder 36. The voltages VOD and VARY are used mainly by the sense amplifier SAMP, The voltage VPERI is used as an operating voltage for other peripheral circuits. - The
power terminal group 16 receives a higher source voltage VDDQ and a lower source voltage VSSQ. The voltages VDDQ and VSSQ are used as operating voltages for the data input/output circuit 24. - In this specification, a signal name with “/” appended at the beginning represents a complementary signal to an original signal defined by the signal name, or means a low-active signal. The external clock signal CK and the external clock signal /CK are, therefore, complementary to each other.
- The
logic circuit 39 receives a mode register read command MMRR. When receiving the mode register read command MMRR, thelogic circuit 39 activates a control signal MMIRR1 and a control signal MMRR4 in order. The control signals MMRR1 and MMRR4 are input to thedetection signal generator 40. - In synchronization with the control signals MMRR1 and MMRR4, the
detection signal generator 40 supplies a detection signal COP to the data input/output circuit 24, which then outputs the detection signal COP to the outside of thesemiconductor device 10 through the data input/output terminal group 14, -
FIG. 2 is a waveform chart showing shift timing of the control signals MMRR1 and MMRR4. - As shown in
FIG. 4 , the mode register read command MMRR is specified as a three-clock-cycle command. - At time t1 at which a chip select signal CS is at a high voltage level, the control signals MMRR1 and MMRR4 are at a low voltage level. At time t2 at which the chip select signal CS is at the low voltage level, the control signal MMRR1 shifts to the high voltage level. At time t3 at which the chip select signal CS is at the high voltage level, the control signal MMRRI is at the high voltage level while the control signal MMRR4 is at the low voltage level. At time t4 at which the chip select signal CS is at the low voltage level, the control signal MMRR4 shifts to the high voltage level.
- In this manner, when the mode register read command MMRR is issued, the control signal MMRR1 shifts to the high voltage level first and after the passage of 2 clock cycles, the control signal MMRR4 then shifts to the high voltage level.
-
FIG. 3 is a block diagram of a configuration of thedetection signal generator 40 according to this embodiment, - As shown in
FIG. 3 , thedetection signal generator 40 has anoscillator 51 and atemperature sensor 52. - The
oscillator 51 automatically generates a cyclic oscillation signal TSEN, which does not synchronize with the external clock signals CK and /CK. - The
temperature sensor 52 performs temperature measurement in synchronization with the oscillation signal TSEN, and outputs a measured chip temperature as a 3-bit sense signal TEMPOP. During a temperature measurement period, thetemperature sensor 52 activates a monitoring signal TSREADY at a monitoring node. When the temperature measurement is over and the value of the sense signal TEMPOP is defined, a control signal TRAN is activated. - The
detection signal generator 40 also haslatch circuits 61 to 63, aselector 53, and anSR latch circuit 54. - The
first latch circuit 61 latches the sense signal TEMPOP in synchronization with a rising edge of the control signal TRAN. A 3-bit detection signal T1 output from thefirst latch circuit 61 is supplied to a first input node of theselector 53. - The
second latch circuit 62 latches a detection signal T1′ in synchronization with a rising edge of the control signal MMRR1. The detection signal T1′ is a signal created by delaying the detection signal T1, which is output from thefirst latch circuit 61, through adelay circuit 55. A 3-bit detection signal T2 output from thesecond latch circuit 62 is supplied to a second input node of theselector 53. - The
third latch circuit 63 latches a detection signal T3 in synchronization with a rising edge of the control signal MMRR4. The detection signal T3 is output from theselector 53. A 3-bit detection signal COP output from thethird latch circuit 63 is supplied to the data input/output circuit 24. - The
selector 53 selects either the detection signal T1 or detection signal T2, based on a control signal MMRRFAST, and outputs the selected detection signal as the detection signal T3, Theselector 53 includes two transfer gates G1 and G2 switching on independently of each other. The gate electrodes of transistors respectively making up the transfer gates G1 and G2 are supplied with the incoming control signal MMRRFAST or the reverse signal thereto. - When the control signal MMRRFAST is at low voltage level, the transfer gate G1 is switched on, which connects the
first latch circuit 61 to thethird latch circuit 63. In this case, the detection signal T3 is identical with the detection signal T1. When the control signal MMRRFAST is at the high voltage level, in contrast, the transfer gate G2 is switched on, which connects thesecond latch circuit 62 to thethird latch circuit 63. In this case, the detection signal T3 is identical with the detection signal T2. - The control signal MMRRFAST is Generated by the
SR latch circuit 54, which is a selection signal generator. A set node of the SR latch circuit (a selector control circuit) 54 receives the control signal MMRR1, while a reset node of theSR latch circuit 54 receives the monitoring signal TSREADY. In such a configuration, when the control signal MMRR1 shifts to the high voltage level in a period during which the monitoring signal TSREADY stays at the low voltage level, the control signal MMRRFAST shifts to the high voltage level. Afterward, when the control signal MMRR1 shifts to the low voltage level, the control signal MMRRFAST shifts back to the low voltage level. -
FIG. 4 is a timing chart for explaining an operation of thetemperature sensor 52. - The
temperature sensor 52 operates in synchronization with the cyclically activated oscillation signal TSEN. In the example ofFIG. 4 , the cycle of the oscillation signal TSEN is 16 msec. - When the oscillation signal TSEN rises, an active signal TSACTIVE, which is an internal signal of the
temperature sensor 52, is temporarily activated to the high voltage level. A period during which the active signal TSACTIVE stays at the high voltage level is equivalent to the operation period of thetemperature sensor 52. - When the active signal TSACTIVE is activated to the high voltage level, the
temperature sensor 52 measures a chip temperature, and updates the value of the sense signal TEMPOP based on the measured chip temperature. During a period of updating the value of the sense signal TEMPOP, the value of the sense signal TEMPOP is temporarily left undefined. InFIG. 4 , hatched periods each represent a period during which the value of the sense signal TEMPOP is left undefined. During this period, thetemperature sensor 52 keeps the monitoring signal TSREADY indicating that the value of the sense signal TEMPOP is undefined, at the low voltage level. - At the same point of time at which the monitoring signal TSREADY shifts back to the high voltage level, the control signal TRAN shifts to the high voltage level. As described above, when the control signal TRAN shifts to the high voltage level, the sense signal TEMPOP is latched by the
first latch circuit 61. As a result, the value of the detection signal T1 output from thefirst latch circuit 61 is updated. - Afterward, when the oscillation signal TSEN rises, the sense signal TEMPOP is latched inside the
temperature sensor 52 and its value is fixed. Because temperature measurement by thetemperature sensor 52 has been completed at this point of time, the value of the sense signal TEMPOP output from thetemperature sensor 52 is not changed at this point of time. -
FIGS. 7 to 10 are timing charts for explaining operations of thedetection signal generator 40. - In the example of
FIG. 5 , a period during which the monitoring signal TSREADY stays at low voltage level does not overlap a period during which the control signal MMRR1 stays at a high voltage level. - Specifically, the monitoring signal TSREADY shifts to the low voltage level at time t1 and shifts back to the high voltage level at time t12. Afterward, the control signal MMRR1 shifts to the high voltage level at time t13 and shifts back to the low voltage level at time t15.
- In this case, the
SR latch circuit 54 shown inFIG. 3 is kept in its reset state, in which case the control signal MMRRFAST is kept at the low voltage level. As a result, theselector 53 constantly selects the detection signal T1. In other words, the value of the detection signal T3 constantly matches the value of the detection signal T1. - When the control signal MMRR4 shifts to the high voltage level at time t14, the detection signal T3 is latched by the
third latch circuit 63 and therefore the value of the detection signal COP is updated. - In this manner, in the example of
FIG. 5 , the detection signal T1 (2nd data) is constantly used as the detection signal T3. This allows the latest temperature information to be transferred to the data input/output circuit 24. In addition, under the condition ofFIG. 5 , almost simultaneous activation of the control signal TRAN and the control signal MMRR4 does not occur. For this reason, the detection signal T3 with its value undefined is not latched by thethird latch circuit 63. - At time t13, because the control signal MMRR1 shifts to the high voltage level at this point, the
second latch circuit 62 latches the delayed detection signal T1′. As a result, the value of the detection signal T2 output from thesecond latch circuit 62 is updated at time t13. However, because the control signal MMRRFAST is kept at the low voltage level under the condition ofFIG. 5 , the detection signal T2 output from thesecond latch circuit 62 is not used under this condition. - In the example of
FIG. 6 , a period during which the monitoring signal TSREADY stays at the low voltage level overlaps a period during which the control signal MMRR1 stays at the high voltage level. - Specifically, after the monitoring signal TSREADY shifts to the low voltage level at time t21, the control signal MMRR1 shifts to the high voltage level at time t22 before the monitoring signal TSREADY shifts back to the high voltage level at time t23. Afterward, the control signal MMRR4 shifts to the high voltage level at time t24 and then the control signals MMRR1 and MMRR4 shift back to the low voltage level at time t25.
- In this case, the
SR latch circuit 54 shifts to set state at time t22 and remains in this state until time t25. During the period between time t22 and time t25, therefore, the control signal MMRRFAST stays at the high voltage level. In other words, during the period between time t22 and time t25, theselector 53 selects the detection signal T2 and outputs it as the detection signal T3. - Meanwhile, when the control signal MMRR1 shifts to the high voltage level at time t22, the
second latch circuit 62 latches the delayed detection signal T1′. As a result, the value of the detection signal T2 output from thesecond latch circuit 62 is updated at time t22. - When the control signal MMRR4 shifts to the high voltage level at time t24, the
third latch circuit 63 latches the detection signal T3. As a result, the value of the detection signal COP is updated. - In this manner, in the example of
FIG. 6 , the detection signal T2 (1st data) is used as the detection signal T3. Even under a condition that provides a possibility of almost simultaneous activation of the control signal TRAN and the control signal MMRR4, therefore, the detection signal T3 with its value undefined is not latched by thethird latch circuit 63 because the detection signal T1 is not used. - In the example of
FIG. 7 , a period during which the monitoring signal TSREADY stays at the low voltage level overlaps a period during which the control signal MMRR1 stays at the high voltage level, as in the example ofFIG. 6 . - Specifically, after the control signal MMRR1 shifts to the high voltage level at time t31, the monitoring signal TSREADY shifts to the low voltage level at time t32 before the control signal MMRR1 shifts back to the low voltage level at time t35. Afterward, the monitoring signal TSREADY shifts back to the high voltage level at time t33 and the control signal MMRR4 shifts to the high voltage level at time t34.
- In this case, the
SR latch circuit 54 shifts to set state at time t32 and remains in this state until time t35. During the period between time t32 and time t35, therefore, the control signal MMRRFAST stays at the high voltage level. In other words, during the period between time t32 and time t35, theselector 53 selects the detection signal T2 and outputs it as the detection signal T3. - Meanwhile, when the control signal MMRR1 shifts to the high voltage level at time t31, the
second latch circuit 62 latches the delayed detection signal T1′. As a result, the value of the detection signal T2 output from thesecond latch circuit 62 is updated at time t31. - When the control signal MMRR4 shifts to the high voltage level at time t34, the
third latch circuit 63 latches the detection signal T3. As a result, the value of the detection signal COP is updated. - In this manner, in the example of
FIG. 7 , the detection signal T2 (1st data) is used as the detection signal T3, as in the example ofFIG. 6 . Even under a condition that provides a possibility of almost simultaneous activation of the control signal TRAN and the control signal MMRR4, therefore, the detection signal T3 with its value undefined is not latched by thethird latch circuit 63 because the detection signal T1 is not used. - In the example of
FIG. 8 , a period during which the monitoring signal TSREADY stays at the low voltage level overlaps a period during which the control signal MMRR1 stays at the high voltage level, as in the example ofFIG. 6 . - Specifically, after the control signal MMRR1 shifts to the high voltage level at time t41, the monitoring signal TSREADY shifts to the low voltage level at time t43 before the control signal MMRR1 shifts back to the low voltage level at time t44. Afterward, the monitoring signal TSREADY shifts back to the high voltage level at time t45. The control signal MMRR4 shifts to the high voltage level at time t42.
- In this case, the
SR latch circuit 54 shifts to set state at time t44 and remains in this state until time t45. During the period between time t44 and time t45, therefore, the control signal MMRRFAST stays at the high voltage level. In other words, during the period between time t44 and time t45, theselector 53 selects the detection signal T2. - At this point of time, time t42 at which the MMRR4 shifts to the high voltage level belongs to the past. The
third latch circuit 63, therefore, latches the detection signal T3 having passed through thefirst latch circuit 61. In other words, the detection signal T2 output from thesecond latch circuit 62 is not used. - In this manner, in the example of
FIG. 8 , the detection signal T1 (1st data) is used as the detection signal T3. This allows the latest temperature information to be transferred to the data input/output circuit 24. In addition, under the condition ofFIG. 8 , almost simultaneous activation of the control signal TRAN and the control signal MMRR4 does not occur. For this reason, the detection signal T3 with its value undefined is not latched by thethird latch circuit 63. - As described above, according to the
detection signal generator 40 of this embodiment, when thefirst latch circuit 61 and thethird latch circuit 63 may possibly perform their latching actions almost simultaneously, the detection signal T2 from thesecond latch circuit 62 is selected. This prevents a case where the detection signal T3 with its value undefined is latched by thethird latch circuit 63 as a result of overlapping latching actions. - A possibility that the
first latch circuit 61 and thethird latch circuit 63 perform their latching actions almost simultaneously can be detected by watching the monitoring signal TSREADY and the control signal MMRR1. Specifically, given the fact that the monitoring signal TSREADY stays at the low voltage level during a given period (e.g., period between time t11 and time t12) before a point of time of activation of the control signal TRAN, knowing the monitoring signal TSREADY is at the low voltage level leads to a conclusion that activation of the control signal TRAN is near. Likewise, given the fact that the control signal MMRR1 stays at the high voltage level during a given period (e.g., period between time t13 and time t14) before a point of time of activation of the control signal MMRR4, knowing the control signal MMRR1 is at the high voltage level leads to a conclusion that activation of the control signal MMRR4 is near. - Based on the above features, according to this embodiment, when the control signal MMRR1 shifts to the high voltage level in a period during which the monitoring signal TSREADY stays at the low voltage level, the
selector 53 switches transfer gate connection and selects the detection signal T2. As a result, when thefirst latch circuit 61 and thethird latch circuit 63 may possibly perform their latching actions almost simultaneously, the detection signal T3 with its value undefined is not latched by thethird latch circuit 63. - The semiconductor device including the temperature sensor has been described in the above embodiments. The present invention may be applied not only to such a semiconductor device but also to a wide variety of semiconductor devices having physical quantity sensors.
- It is apparent that the present invention is not limited to the above embodiments, but may be modified and changed without departing from the scope and spirit of the invention.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/228,377 US11274977B2 (en) | 2014-05-14 | 2018-12-20 | Semiconductor device including sensor |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014-100510 | 2014-05-14 | ||
JP2014100510A JP2015219927A (en) | 2014-05-14 | 2014-05-14 | Semiconductor device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/228,377 Division US11274977B2 (en) | 2014-05-14 | 2018-12-20 | Semiconductor device including sensor |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150330845A1 true US20150330845A1 (en) | 2015-11-19 |
US10168233B2 US10168233B2 (en) | 2019-01-01 |
Family
ID=54538261
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/707,951 Active 2037-04-01 US10168233B2 (en) | 2014-05-14 | 2015-05-08 | Semiconductor device including sensor |
US16/228,377 Active 2036-12-03 US11274977B2 (en) | 2014-05-14 | 2018-12-20 | Semiconductor device including sensor |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/228,377 Active 2036-12-03 US11274977B2 (en) | 2014-05-14 | 2018-12-20 | Semiconductor device including sensor |
Country Status (2)
Country | Link |
---|---|
US (2) | US10168233B2 (en) |
JP (1) | JP2015219927A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170365326A1 (en) * | 2016-06-20 | 2017-12-21 | Samsung Electronics Co., Ltd. | Memory device with improved latency and operating method thereof |
US10490253B2 (en) | 2018-04-10 | 2019-11-26 | SK Hynix Inc. | Semiconductor system and semiconductor device |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2015219927A (en) | 2014-05-14 | 2015-12-07 | マイクロン テクノロジー, インク. | Semiconductor device |
JP7119399B2 (en) * | 2018-02-06 | 2022-08-17 | 株式会社デンソー | semiconductor equipment |
CN115132239B (en) * | 2021-03-29 | 2024-07-05 | 长鑫存储技术有限公司 | Data transmission circuit and method and storage device |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5378950A (en) * | 1992-02-03 | 1995-01-03 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit for producing activation signals at different cycle times |
US20060109225A1 (en) * | 2004-09-17 | 2006-05-25 | Nec Corporation | Semiconductor device, circuit, display device using the same, and method for driving the same |
US20130242674A1 (en) * | 2009-02-02 | 2013-09-19 | Elpida Memory, Inc. | Semiconductor device, method for controlling the same, and semiconductor system |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4700223B2 (en) | 2001-05-18 | 2011-06-15 | 株式会社バッファロー | DRAM device and DRAM device refresh method |
KR100854463B1 (en) * | 2007-05-21 | 2008-08-27 | 주식회사 하이닉스반도체 | Temperature sensor circuit and semiconductor memory device |
JP2011170943A (en) * | 2010-02-22 | 2011-09-01 | Sony Corp | Memory controller, memory device, memory device system |
KR20130042334A (en) * | 2011-10-18 | 2013-04-26 | 에스케이하이닉스 주식회사 | Integrated circuit chip and semiconductor memory device |
KR101885857B1 (en) * | 2012-01-04 | 2018-08-06 | 삼성전자주식회사 | Temperature management unit, system on chip including the same and method of managing temperature in a system on chip |
KR20140006219A (en) * | 2012-06-27 | 2014-01-16 | 에스케이하이닉스 주식회사 | Semiconductor apparatus and test circuit thereof |
KR101974108B1 (en) * | 2012-07-30 | 2019-08-23 | 삼성전자주식회사 | Refresh address generator, a volatile memory device including the same and method of refreshing volatile memory device |
KR102170333B1 (en) * | 2013-10-14 | 2020-10-28 | 에스케이하이닉스 주식회사 | Semiconductor device |
JP2015219927A (en) | 2014-05-14 | 2015-12-07 | マイクロン テクノロジー, インク. | Semiconductor device |
-
2014
- 2014-05-14 JP JP2014100510A patent/JP2015219927A/en active Pending
-
2015
- 2015-05-08 US US14/707,951 patent/US10168233B2/en active Active
-
2018
- 2018-12-20 US US16/228,377 patent/US11274977B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5378950A (en) * | 1992-02-03 | 1995-01-03 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit for producing activation signals at different cycle times |
US20060109225A1 (en) * | 2004-09-17 | 2006-05-25 | Nec Corporation | Semiconductor device, circuit, display device using the same, and method for driving the same |
US20130242674A1 (en) * | 2009-02-02 | 2013-09-19 | Elpida Memory, Inc. | Semiconductor device, method for controlling the same, and semiconductor system |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170365326A1 (en) * | 2016-06-20 | 2017-12-21 | Samsung Electronics Co., Ltd. | Memory device with improved latency and operating method thereof |
US10535395B2 (en) * | 2016-06-20 | 2020-01-14 | Samsung Electronics Co., Ltd. | Memory device with improved latency and operating method thereof |
US10490253B2 (en) | 2018-04-10 | 2019-11-26 | SK Hynix Inc. | Semiconductor system and semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US20190120704A1 (en) | 2019-04-25 |
US11274977B2 (en) | 2022-03-15 |
US10168233B2 (en) | 2019-01-01 |
JP2015219927A (en) | 2015-12-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11274977B2 (en) | Semiconductor device including sensor | |
US10242729B2 (en) | Semiconductor device suppressing BTI deterioration | |
US10825495B2 (en) | Apparatuses and methods for determining a phase relationship between an input clock signal and a multiphase clock signal | |
US20190066766A1 (en) | Systems and methods for refreshing a memory bank while accessing another memory bank using a shared address path | |
US20130163362A1 (en) | Precharge circuit and non-volatile memory device | |
CN110729000B (en) | Apparatus and method for reducing row address to column address delay | |
JP2006309913A (en) | Semiconductor memory device | |
US11335385B2 (en) | Apparatuses including temperature-based threshold voltage compensated sense amplifiers and methods for compensating same | |
US8923082B2 (en) | Semiconductor device on which wafer-level burn-in test is performed and manufacturing method thereof | |
US10153030B2 (en) | Apparatuses and methods for configurable command and data input circuits for semiconductor memories | |
US7898884B2 (en) | Semiconductor device and test method therefor | |
US7656722B2 (en) | Semiconductor memory apparatus including synchronous delay circuit unit | |
US9368173B1 (en) | Semiconductor memory device | |
JP2016012204A (en) | Semiconductor device | |
US10847240B2 (en) | Memory device with test circuit which generates asychronous signal based on delay and controls peripheral circuit based on asynchronous signal, operating method of memory device, and operating method of test system including memory device | |
WO2014129386A1 (en) | Command fifo circuit | |
US8009497B2 (en) | Auto-refresh control circuit and a semiconductor memory device using the same | |
US20160111135A1 (en) | Input/output strobe pulse control circuit and semiconductor memory device including the same | |
JP2015159435A (en) | semiconductor device | |
JP2011234157A (en) | Semiconductor device | |
KR20120087569A (en) | Test circuit | |
JP2014207036A (en) | Semiconductor device | |
JP2015149107A (en) | Semiconductor device and semiconductor system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FURUTANI, KIYOHIRO;REEL/FRAME:035600/0816 Effective date: 20150507 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001 Effective date: 20180629 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001 Effective date: 20190731 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |