US20150171104A1 - Complementary sonos integration into cmos flow - Google Patents
Complementary sonos integration into cmos flow Download PDFInfo
- Publication number
- US20150171104A1 US20150171104A1 US14/305,122 US201414305122A US2015171104A1 US 20150171104 A1 US20150171104 A1 US 20150171104A1 US 201414305122 A US201414305122 A US 201414305122A US 2015171104 A1 US2015171104 A1 US 2015171104A1
- Authority
- US
- United States
- Prior art keywords
- sonos
- region
- mos
- devices
- tunm
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000000295 complement effect Effects 0.000 title claims abstract description 30
- 230000010354 integration Effects 0.000 title description 2
- 238000000034 method Methods 0.000 claims abstract description 124
- 239000000758 substrate Substances 0.000 claims abstract description 53
- 238000000151 deposition Methods 0.000 claims abstract description 20
- 229910052710 silicon Inorganic materials 0.000 claims description 38
- 239000010703 silicon Substances 0.000 claims description 38
- 229920002120 photoresistant polymer Polymers 0.000 claims description 33
- 230000000903 blocking effect Effects 0.000 claims description 23
- 230000005641 tunneling Effects 0.000 claims description 19
- 238000004519 manufacturing process Methods 0.000 claims description 13
- 239000002019 doping agent Substances 0.000 claims description 11
- 238000005530 etching Methods 0.000 claims description 8
- 229910052751 metal Inorganic materials 0.000 claims description 7
- 239000002184 metal Substances 0.000 claims description 7
- 238000000059 patterning Methods 0.000 claims description 6
- 230000008569 process Effects 0.000 abstract description 68
- 239000010410 layer Substances 0.000 description 148
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 42
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 35
- 229910052581 Si3N4 Inorganic materials 0.000 description 25
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 25
- 230000003647 oxidation Effects 0.000 description 24
- 238000007254 oxidation reaction Methods 0.000 description 24
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 20
- 229910052760 oxygen Inorganic materials 0.000 description 20
- 239000001301 oxygen Substances 0.000 description 20
- 239000000463 material Substances 0.000 description 19
- 229910052814 silicon oxide Inorganic materials 0.000 description 17
- 229960001866 silicon dioxide Drugs 0.000 description 15
- 235000012239 silicon dioxide Nutrition 0.000 description 15
- 239000000377 silicon dioxide Substances 0.000 description 15
- 239000007789 gas Substances 0.000 description 14
- 239000007943 implant Substances 0.000 description 14
- 150000004767 nitrides Chemical class 0.000 description 13
- GQPLMRYTRLFLPF-UHFFFAOYSA-N Nitrous Oxide Chemical compound [O-][N+]#N GQPLMRYTRLFLPF-UHFFFAOYSA-N 0.000 description 12
- 238000005229 chemical vapour deposition Methods 0.000 description 12
- 239000004065 semiconductor Substances 0.000 description 12
- 125000006850 spacer group Chemical group 0.000 description 11
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 10
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 8
- 229910000069 nitrogen hydride Inorganic materials 0.000 description 8
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 description 7
- 239000000203 mixture Substances 0.000 description 7
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 6
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 6
- 238000004380 ashing Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 229910052731 fluorine Inorganic materials 0.000 description 6
- 239000011737 fluorine Substances 0.000 description 6
- 238000001465 metallisation Methods 0.000 description 6
- 239000001272 nitrous oxide Substances 0.000 description 6
- 238000012545 processing Methods 0.000 description 6
- 239000002904 solvent Substances 0.000 description 6
- 238000001039 wet etching Methods 0.000 description 6
- -1 Phosphorous ions Chemical class 0.000 description 5
- 229910052785 arsenic Inorganic materials 0.000 description 5
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 5
- 238000002955 isolation Methods 0.000 description 5
- 229910052757 nitrogen Inorganic materials 0.000 description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 5
- 229920005591 polysilicon Polymers 0.000 description 5
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical class [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 5
- 239000010936 titanium Substances 0.000 description 5
- 229910052796 boron Inorganic materials 0.000 description 4
- MROCJMGDEKINLD-UHFFFAOYSA-N dichlorosilane Chemical compound Cl[SiH2]Cl MROCJMGDEKINLD-UHFFFAOYSA-N 0.000 description 4
- 229910052735 hafnium Inorganic materials 0.000 description 4
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 4
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 4
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 4
- 229910021332 silicide Inorganic materials 0.000 description 4
- FDNAPBUWERUEDA-UHFFFAOYSA-N silicon tetrachloride Chemical compound Cl[Si](Cl)(Cl)Cl FDNAPBUWERUEDA-UHFFFAOYSA-N 0.000 description 4
- 235000012431 wafers Nutrition 0.000 description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- 238000004140 cleaning Methods 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 125000004435 hydrogen atom Chemical class [H]* 0.000 description 3
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 3
- 239000004094 surface-active agent Substances 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- 229910020776 SixNy Inorganic materials 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- BUMGIEFFCMBQDG-UHFFFAOYSA-N dichlorosilicon Chemical compound Cl[Si]Cl BUMGIEFFCMBQDG-UHFFFAOYSA-N 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 229910000449 hafnium oxide Inorganic materials 0.000 description 2
- KQHQLIAOAVMAOW-UHFFFAOYSA-N hafnium(4+) oxygen(2-) zirconium(4+) Chemical compound [O--].[O--].[O--].[O--].[Zr+4].[Hf+4] KQHQLIAOAVMAOW-UHFFFAOYSA-N 0.000 description 2
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 2
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 2
- 239000001257 hydrogen Substances 0.000 description 2
- 229910052739 hydrogen Inorganic materials 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- VYIRVGYSUZPNLF-UHFFFAOYSA-N n-(tert-butylamino)silyl-2-methylpropan-2-amine Chemical compound CC(C)(C)N[SiH2]NC(C)(C)C VYIRVGYSUZPNLF-UHFFFAOYSA-N 0.000 description 2
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 2
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 229910000077 silane Inorganic materials 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- 229910001928 zirconium oxide Inorganic materials 0.000 description 2
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 2
- 229910020286 SiOxNy Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 239000012298 atmosphere Substances 0.000 description 1
- 238000000231 atomic layer deposition Methods 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000001627 detrimental effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 230000003116 impacting effect Effects 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000005389 semiconductor device fabrication Methods 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 238000009279 wet oxidation reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/40—EEPROM devices comprising charge-trapping gate insulators characterised by the peripheral circuit region
-
- H01L27/11573—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
-
- H01L27/11568—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/4234—Gate electrodes for transistors with charge trapping gate insulator
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823462—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
Definitions
- the present disclosure relates generally to semiconductor devices, and more particularly to memory cells including embedded or integrally formed silicon-oxide-nitride-oxide-semiconductor (SONOS) devices and metal-oxide-semiconductor (MOS) devices and methods for fabricating the same.
- SONOS silicon-oxide-nitride-oxide-semiconductor
- MOS metal-oxide-semiconductor
- MOS devices are typically fabricated using a standard or baseline complimentary-metal-oxide-semiconductor (CMOS) process flows.
- CMOS devices include charge-trapping gate stacks in which a stored or trapped charge changes a threshold voltage of the non-volatile memory device to store information as a logic 1 or 0.
- the method begins with depositing a hardmask (HM) over a substrate including a P-SONOS region and an N-SONOS region.
- the substrate further includes a MOS region in which a number of MOS devices are to be formed and the HM is concurrently deposited over the MOS region.
- a first tunnel mask (TUNM) is formed over the HM exposing a first portion of the HM in the N-SONOS region. The first portion of the HM is etched, a channel for a N-type SONOS device implanted through a first pad oxide overlying the N-SONOS region and the first TUNM removed.
- a second TUNM is formed exposing a second portion of the HM in the P-SONOS region.
- the second portion of the HM is etched, a channel for a P-type SONOS device implanted through a second pad oxide overlying the P-SONOS region and the second TUNM removed.
- the first and second pad oxides are concurrently etched, and the HM removed.
- FIG. 1 is a flowchart illustrating an embodiment of a method for fabricating a memory cell including complementary silicon-oxide-nitride-oxide-semiconductor (SONOS) devices and a metal-oxide-semiconductor (MOS) devices;
- SONOS complementary silicon-oxide-nitride-oxide-semiconductor
- MOS metal-oxide-semiconductor
- FIGS. 2A-2S are block diagrams illustrating cross-sectional views of a portion of a memory cell during fabrication of the memory cell according to the method of FIG. 1 ;
- FIG. 3 is a flowchart illustrating another embodiment of a method for fabricating a memory cell including complementary SONOS devices and a metal-oxide-semiconductor (MOS) devices; and
- FIGS. 4A-4J are block diagrams illustrating cross-sectional views of a portion of a memory cell during fabrication of the memory cell according to the method of FIG. 3 ;
- FIG. 5 is a block diagram illustrating cross-sectional views of a portion of a memory cell during fabrication of the memory cell according to an alternative embodiment of either the method of FIG. 1 or FIG. 3 .
- Embodiments of methods of integrating complimentary silicon-oxide-nitride-oxide-semiconductor (CSONOS) into a complimentary metal-oxide-semiconductor (CMOS) fabrication process or process flow to produce non-volatile memory (NVM) cells are described herein with reference to figures. However, particular embodiments may be practiced without one or more of these specific details, or in combination with other known methods, materials, and apparatuses. In the following description, numerous specific details are set forth, such as specific materials, dimensions and processes parameters etc. to provide a thorough understanding of the present invention. In other instances, well-known semiconductor design and fabrication techniques have not been described in particular detail to avoid unnecessarily obscuring the present invention.
- the terms “over,” “under,” “between,” and “on” as used herein refer to a relative position of one layer with respect to other layers.
- one layer deposited or disposed over or under another layer may be directly in contact with the other layer or may have one or more intervening layers.
- one layer deposited or disposed between layers may be directly in contact with the layers or may have one or more intervening layers.
- a first layer “on” a second layer is in contact with that second layer.
- the relative position of one layer with respect to other layers is provided assuming operations deposit, modify and remove films relative to a starting substrate without consideration of the absolute orientation of the substrate.
- the method begins with depositing a hardmask (HM) over a surface of a substrate including a first-SONOS region and a second-SONOS region in which a pair of complementary SONOS devices are to be formed.
- HM hardmask
- a first tunnel mask (TUNM) is formed over the HM exposing a first portion of the HM in the second-SONOS region, the first portion of the HM is etched, and a channel for a first SONOS device implanted through a first pad oxide overlying the second-SONOS region after which the first TUNM is removed.
- a second TUNM is formed over the HM exposing a second portion of the HM in the first-SONOS region, the second portion of the HM is etched, and a channel for a second SONOS device implanted through a second pad oxide overlying the first-SONOS region after which the second TUNM is removed.
- the first and second pad oxides in the first-SONOS region and second-SONOS regions are concurrently etched, and the HM removed.
- the first and second SONOS regions are or will be doped with opposite types of dopants.
- the first-SONOS region is described as being a P-SONOS region and the second-SONOS region as an N-SONOS region, It will be understood that in other embodiments, the first-SONOS region may be an N-SONOS region and the second-SONOS region a P-SONOS region without departing from the scope of the invention.
- the CSONOS devices may include devices or transistors implemented using Silicon-Oxide-Nitride-Oxide-Silicon (SONOS) or Metal-Oxide-Nitride-Oxide-Silicon (MONOS) technology.
- SONOS Silicon-Oxide-Nitride-Oxide-Silicon
- MONOS Metal-Oxide-Nitride-Oxide-Silicon
- FIG. 1 is a flowchart illustrating an embodiment of a method or process flow in which a hardmask is deposited over a surface of substrate before tunnel masks (TUNM) are formed for the CSONOS and SONOS wells and/or channels implanted.
- FIGS. 2A-2S are block diagrams illustrating cross-sectional views of a portion of a memory cell 200 , including a pair of complementary SONOS devices and a pair or a number of MOS devices, two of which are shown, during fabrication of the memory cell according to the method of FIG. 1 .
- the pair of MOS devices is a pair of complementary MOS (CMOS) devices.
- CMOS complementary MOS
- the process begins with forming a number of isolation structures 202 in a wafer or substrate 204 (step 102 ).
- the isolation structures 202 isolate the memory cell being formed from memory cells formed in adjoining areas (not shown) of the substrate 204 and/or isolate the pair of complementary SONOS devices 206 a - 206 b being formed in a SONOS region 208 of the substrate from one another, and from a number of MOS devices 210 a - 210 b being formed in one or more adjoining MOS regions 212 , only one of which is shown.
- the pair of complementary SONOS devices include a p-type SONOS device (P-SONOS 206 a ) formed in a P-SONOS region 208 a , and a N-type SONOS device (N-SONOS 206 b ) formed in a N-SONOS region 208 b .
- P-type SONOS device it is meant a device having a channel region doped with a P-type, acceptor dopant such as boron.
- N-type SONOS device it is meant a device having a channel region doped with an N-type, donor dopant such as phosphorus or arsenic.
- MOS devices 210 a - 210 b can include both low-voltage field effect transistors (LV-FET) in a core of a non-volatile memory (NVM) and high-voltage field effect transistors (HV-FET) in an input/output (I/O) circuit of the NVM.
- LV-FET low-voltage field effect transistors
- HV-FET high-voltage field effect transistors
- I/O input/output circuit of the NVM.
- MOS devices 210 a - 210 b are shown as including a LV-FET 210 a in the core of the NVM and a HV-FET 210 b in the I/O circuit of the NVM.
- MOS devices 210 a - 210 b can be and generally are one half of a complementary pairs of CMOS in the core and/or the I/O circuit of the NVM, all of which are integrally and concurrently formed along with the pair of the CSONOS devices.
- the isolation structures 202 include a dielectric material, such as an oxide or nitride, and may be formed by any conventional technique, including but not limited to shallow trench isolation (STI) or local oxidation of silicon (LOCOS).
- the substrate 204 may be a bulk wafer composed of any single crystal or polycrystalline material suitable for semiconductor device fabrication, or may include a top epitaxial layer of a suitable material formed on a substrate. Suitable materials include, but are not limited to, silicon, germanium, silicon-germanium or a III-V compound semiconductor material.
- a pad oxide 214 is formed over a surface 216 of the substrate 204 in both the NVM region 208 and the MOS regions 212 .
- the pad oxide 214 can be silicon dioxide (SiO 2 ) having a thickness of from about 10 nanometers (nm) to about 20 nm and can be grown by a thermal oxidation process or in-situ steam generation (ISSG).
- dopants are then implanted into substrate 204 through the pad oxide 214 to form channels 218 and wells 220 for one or more of the MOS devices 210 a - 210 b that will be formed in the MOS region 212 (step 104 ).
- this involves several separate deposition, lithography, implant and stripping processes to implant wells and channels for different types of devices, formed in different areas, i.e., the core or I/O circuit of the NVM.
- a photoresist layer is deposited and patterned using standard lithographic techniques to block or shield both the SONOS region 208 and P-type devices in the MOS region 212 , and implanting an appropriate ion species at an appropriate energy to an appropriate concentration.
- BF 2 can be implanted at an energy of from about 10 to about 100 kilo-electron volts (keV), and a dose of from about 1e12 cm ⁇ 2 to about 1e14 cm ⁇ 2 to form an N-type MOS (NMOS) transistor.
- a P-type MOS (PMOS) transistor may likewise be formed by implantation of Arsenic or Phosphorous ions at any suitable dose and energy. It is to be understood that implantation can be used to form channels 218 , in all of the MOS regions 212 at the same time, or at separate times using standard lithographic techniques, including a patterned photoresist layer to mask one of the MOS regions. After the implants have been performed, the patterned resist layer is stripped in either an ashing process using oxygen plasma, or in a photoresist strip using a commercially available strip or solvent.
- Another photoresist layer is deposited and patterned to block or shield both the SONOS region 208 and N-type devices in the MOS region 212 prior to performing well and channel implants of a P-type MOS device in the core. The process is then repeated for the MOS devices in the MOS device in the I/O circuit, I/O MOS 210 b.
- a hardmask 222 is deposited over the surface 216 of the substrate 204 (step 106 ).
- the hardmask 222 is formed concurrently over both the P-SONOS region 208 a and the N-SONOS region 208 b .
- the hardmask 222 is formed concurrently over substantially the entire surface 216 of the substrate 204 , including both the P-SONOS region 208 a and the N-SONOS region 208 b and the MOS region 212 .
- the hardmask 222 can include one or more layers of material that can be patterned or opened using photoresist and standard lithographic techniques, but which is not itself photosensitive and protects underlying surface and structures formed therein from the photoresist and lithographic processes as well as from implants and etch process performed through openings formed in the hardmask.
- Suitable materials for the hardmask 222 include, for example, a layer of from about 5 to about 20 nm of silicon nitride (Si x N y ), or silicon oxynitride (SiON) deposited by any known nitride deposition process.
- a nitride hardmask is formed in step 106 in a low pressure chemical vapor deposition (LPCVD) process using a silicon source, such as silane (SiH 4 ), dichlorosilane (SiH 2 Cl 2 ), tetrachlorosilane (SiCl 4 ) or Bis-TertiaryButylAmino Silane (BTBAS), and a nitrogen source, such as NH 3 and N 2 O.
- a silicon source such as silane (SiH 4 ), dichlorosilane (SiH 2 Cl 2 ), tetrachlorosilane (SiCl 4 ) or Bis-TertiaryButylAmino Silane (BTBAS)
- a nitrogen source such as NH 3 and N 2 O.
- a first tunnel mask (TUNM 224 ) is formed by depositing a photoresist layer on or overlying substantially an entire surface of the hardmask 222 , patterning the photoresist layer using standard lithographic techniques (step 108 ). Because an opening 226 in the patterned photoresist layer exposes a first portion of the HM 222 in the N-SONOS region 208 b , the first TUNM 224 may also be referred to as the N-TUNM.
- the first portion of the HM exposed through the opening 226 in the first or N-TUNM 224 is etched or removed using any suitable wet or dry etching technique, depending on the material of the hardmask and the underlying structures or layers (step 110 ).
- the hardmask 222 includes a layer of silicon nitride overlying a pad oxide 214
- the hardmask can be etched using a standard low pressure nitride etch at a moderate power (about 500 W) in a plasma of a fluorine containing gas, such as CF 4 , or CHF 3 , which exhibits good selectivity to silicon oxides, such as the silicon dioxide (SiO2) of the underlying pad oxide 214 and/or the STI 202 structures.
- a fluorine containing gas such as CF 4 , or CHF 3
- dopants of an appropriate energy and concentration are implanted through the opening in the hardmask 222 and the pad oxide 214 to form a channel 228 for the N-SONOS device 206 b , and, optionally, a well (not shown in this figure) in which the channel for the N-SONOS device is formed (step 112 ).
- the well can be implanted with boron ions (BF 2 ) at an energy of from about 100 to about 500 kilo-electron volts (keV), and a dose of from about 1E12/cm 2 to about 5E13/cm 2 to form a Pwell.
- the channel 228 can be implanted with Arsenic or Phosphorous ions at an energy of from about 50 to about 500 kilo-electron volts (keV), and a dose of from about 5e11cm ⁇ 2 to about 5e12 cm ⁇ 2 to form a N-SONOS device 206 b.
- Arsenic or Phosphorous ions at an energy of from about 50 to about 500 kilo-electron volts (keV), and a dose of from about 5e11cm ⁇ 2 to about 5e12 cm ⁇ 2 to form a N-SONOS device 206 b.
- the first or N-TUNM 224 is removed or stripped in either an ashing process using oxygen plasma, or a photoresist strip or solvent (step 114 ).
- a second tunnel mask (TUNM 230 ) is formed by depositing a photoresist layer on or over substantially an entire surface of the hardmask 222 and the surface 216 of the substrate 204 exposed by the first hardmask etch step, and patterned using standard lithographic techniques (step 116 ). Because an opening 232 in the patterned photoresist layer exposes a second portion of the hardmask 222 in the P-SONOS region 208 a , the second TUNM 230 may also be referred to as the P-TUNM. It is noted that the pad oxide 214 isolates the surface 216 of the substrate 204 from the photoresist of second TUNM 230 in the N-SONOS region 208 b.
- the second portion of the hardmask 222 exposed through the opening 232 in the second or P-TUNM 230 is etched or removed using any suitable wet or dry etching technique, depending on the material of the hardmask and the underlying structures or layers (step 118 ).
- the hardmask 222 in those embodiments in which the hardmask 222 includes a layer of silicon nitride overlying a pad oxide 214 , the hardmask can be etched using a standard low pressure nitride etch at a moderate power (about 500 W) in a plasma of a fluorine containing gas, such as CF 4 , or CHF 3 , which exhibits good selectivity to silicon oxides, such as the silicon dioxide (SiO2) of the underlying pad oxide 214 and/or the STI 202 structures.
- a fluorine containing gas such as CF 4 , or CHF 3
- dopants of an appropriate energy and concentration are implanted through the opening in the hardmask 222 and the pad oxide 214 to form a channel 234 and a well or deep well 236 in which the P-SONOS device 206 a is formed (step 120 ).
- the well can be implanted with Arsenic or Phosphorous at an energy of from about 200 to about 1000 kilo-electron volts (keV), and a dose of from about 1E12/cm 2 to about 5E13/cm 2 to form a deep Nwell.
- the channel 234 can be implanted with boron ions (BF 2 ) at an energy of from about 10 to about 100 kilo-electron volts (keV), and a dose of from about 1e12 cm ⁇ 2 to about 1e13 cm ⁇ 2 to form a P-SONOS device 206 a.
- boron ions BF 2
- keV kilo-electron volts
- the second or P-TUNM 230 is removed or stripped in either an ashing process using oxygen plasma, or a photoresist strip or solvent (step 122 ).
- the pad oxide 214 over both the P-SONOS region 208 a and the N-SONOS region 208 b is concurrently removed in a tunnel mask etch through the openings previously formed in the hardmask 222 (step 124 ).
- the tunnel mask etch can be accomplished, for example, in a wet clean process using a 10:1 buffered oxide etch (BOE) containing a surfactant.
- BOE buffered oxide etch
- the wet clean process can be performed using a 20:1 BOE wet etch, a 50 : 1 hydrofluoric (HF) wet etch, a pad etch, or any other similar hydrofluoric-based wet etching chemistry.
- the hardmask 222 is substantially entirely stripped or removed (step 126 ).
- the hardmask 222 can be removed using the same process and chemistry previously used to form openings in the hardmask.
- the hardmask 222 includes a silicon nitride layer
- it can be removed using a standard low pressure nitride etch at a moderate power (about 500 W) in a plasma of a fluorine containing gas, such as CF 4 , or CHF 3 , which exhibits good selectivity to silicon oxides, such as the silicon dioxide (SiO2) of the pad oxide 214 remaining over the MOS devices 210 a - 210 b in the MOS region 212 and the STI 202 structures, and to the underlying silicon of the substrate in the SONOS region 208 .
- the silicon nitride can also be removed by a wet etch using Phosphoric acid (H 3 PO 4 ) at a temperature of about
- a number of dielectric or oxide-nitride-oxide (ONO) layers are formed or deposited over the surface 216 of the substrate 204 , a mask formed on or overlying the dielectric layers, and the dielectric layers etched to form ONO or dielectric stacks 240 of the N-SONOS device 206 b and the P-SONOS device 206 a in the N-SONOS region 208 b and the P-SONOS region 208 a (step 128 ).
- ONO or dielectric stacks 240 of the N-SONOS device 206 b and the P-SONOS device 206 a in the N-SONOS region 208 b and the P-SONOS region 208 a step 128 .
- the number of dielectric layers 238 includes a tunneling layer 242 overlying the surface 216 of the substrate 204 , a charge-trapping layer 244 overlying the tunneling layer and a blocking layer 246 overlying the charge-trapping layer.
- the tunneling layer 242 may be any material and have any thickness suitable to allow charge carriers to tunnel into an overlying charge-trapping layer under an applied gate bias while maintaining a suitable barrier to leakage when the SONOS devices (P-SONOS device 206 a and N-SONOS device 206 b ) are unbiased.
- tunneling layer 242 is silicon dioxide, silicon oxy-nitride, or a combination thereof and can be grown by a thermal oxidation process, using ISSG or radical oxidation.
- a silicon dioxide tunneling layer 242 may be thermally grown in a thermal oxidation process.
- a layer of silicon dioxide may be grown utilizing dry oxidation at 750 degrees centigrade (° C.)-800° C. in an oxygen containing gas or atmosphere, such as oxygen (O 2 ) gas.
- the thermal oxidation process is carried out for a duration approximately in the range of 50 to 150 minutes to effect growth of a tunneling layer 242 having a thickness of from about 1.0 nanometers (nm) to about 3.0 nm by oxidation and consumption of the exposed surface of substrate.
- a silicon dioxide tunneling layer 242 may be grown in a radical oxidation process involving flowing hydrogen (H 2 ) and oxygen (O 2 ) gas into a processing chamber at a ratio to one another of approximately 1:1 without an ignition event, such as forming of a plasma, which would otherwise typically be used to pyrolyze the H 2 and O 2 to form steam.
- the H 2 and O 2 are permitted to react at a temperature approximately in the range of about 900° C. to about 1000° C. at a pressure approximately in the range of about 0.5 to about 5 Torr to form radicals, such as, an OH radical, an HO 2 radical or an oxygen (O) diradical, at the surface of substrate.
- the radical oxidation process is carried out for a duration approximately in the range of about 1 to about 10 minutes to effect growth of a tunneling layer 242 having a thickness of from about 1.0 nanometers (nm) to about 4.0 nm by oxidation and consumption of the exposed surface of substrate. It will be understood that in this and in subsequent figures the thickness of tunneling layer 242 is exaggerated relative to the pad oxide 214 , which is approximately 7 times thicker, for the purposes of clarity.
- a tunneling layer 242 grown in a radical oxidation process is both denser and is composed of substantially fewer hydrogen atoms/cm 3 than a tunneling layer formed by wet oxidation techniques, even at a reduced thickness.
- the radical oxidation process is carried out in a batch-processing chamber or furnace capable of processing multiple substrates to provide a high quality tunneling layer 242 without impacting the throughput (wafers/hr.) requirements that a fabrication facility may require.
- tunneling layer 242 is deposited by chemical vapor deposition (CVD) or atomic layer deposition and is composed of a dielectric layer which may include, but is not limited to silicon dioxide, silicon oxy-nitride, silicon nitride, aluminum oxide, hafnium oxide, zirconium oxide, hafnium silicate, zirconium silicate, hafnium oxy-nitride, hafnium zirconium oxide and lanthanum oxide.
- CVD chemical vapor deposition
- atomic layer deposition is composed of a dielectric layer which may include, but is not limited to silicon dioxide, silicon oxy-nitride, silicon nitride, aluminum oxide, hafnium oxide, zirconium oxide, hafnium silicate, zirconium silicate, hafnium oxy-nitride, hafnium zirconium oxide and lanthanum oxide.
- tunneling layer 242 is a multilayer tunneling layer including at least a bottom layer of a material such as, but not limited to, silicon dioxide or silicon oxy-nitride and a top layer of a material which may include, but is not limited to silicon nitride, aluminum oxide, hafnium oxide, zirconium oxide, hafnium silicate, zirconium silicate, hafnium oxy-nitride, hafnium zirconium oxide and lanthanum oxide.
- a material such as, but not limited to, silicon dioxide or silicon oxy-nitride
- a top layer of a material which may include, but is not limited to silicon nitride, aluminum oxide, hafnium oxide, zirconium oxide, hafnium silicate, zirconium silicate, hafnium oxy-nitride, hafnium zirconium oxide and lanthanum oxide.
- a charge-trapping layer 244 is formed on or overlying the tunneling layer 242 .
- the charge-trapping layer is a multilayer charge-trapping layer having multiple layers including at least an oxygen-rich, substantially charge trap free lower or first charge-trapping layer 244 a closer to the tunneling layer 242 , and an upper or second charge-trapping layer 244 b that is silicon-rich and oxygen-lean relative to the first charge-trapping layer and comprises a majority of a charge traps distributed in multilayer charge-trapping layer.
- the first charge-trapping layer 244 a of a multilayer charge-trapping layer 244 can include a silicon nitride (Si 3 N 4 ), silicon-rich silicon nitride or a silicon oxy-nitride (SiO x N y (H z )).
- the first charge-trapping layer 244 a can include a silicon oxynitride layer having a thickness of between about 1.5 nm and about 4.0 nm formed by a CVD process using dichlorosilane (DCS)/ammonia (NH 3 ) and nitrous oxide (N 2 O)/NH 3 gas mixtures in ratios and at flow rates tailored to provide a silicon-rich and oxygen-rich oxynitride layer.
- the second charge-trapping layer 244 b of the multilayer charge-trapping layer is then formed over the first charge-trapping layer 244 a .
- the second charge-trapping layer 244 b can include a silicon nitride and silicon oxy-nitride layer having a stoichiometric composition of oxygen, nitrogen and/or silicon different from that of the first charge-trapping layer 244 a .
- the second charge-trapping layer 244 b can include a silicon oxynitride layer having a thickness of between about 2.0 nm and about 10.0 nm, and may be formed or deposited by a CVD process using a process gas including DCS/NH 3 and N 2 O/NH 3 gas mixtures in ratios and at flow rates tailored to provide a silicon-rich, oxygen-lean top nitride layer.
- oxygen-rich and “silicon-rich” are relative to a stoichiometric silicon nitride, or “nitride,” commonly employed in the art having a composition of (Si 3 N 4 ) and with a refractive index (RI) of approximately 2.0.
- nitride commonly employed in the art having a composition of (Si 3 N 4 ) and with a refractive index (RI) of approximately 2.0.
- RI refractive index
- films described herein as “silicon-rich” entail a shift from stoichiometric silicon nitride toward a higher wt. % of silicon with less oxygen than an “oxygen-rich” film.
- a silicon-rich silicon oxynitride film is therefore more like silicon and the RI is increased toward the 3.5 RI of pure silicon.
- the number of dielectric layers further includes a blocking dielectric layer or blocking layer 246 that is formed on or overlying the charge-trapping layer 244 .
- the blocking layer 246 can include an oxidized portion of the silicon nitride of the underlying second charge-trapping layer 244 b , which is subsequently oxidized by in-situ-steam-generation (ISSG), or radical oxidation to form the blocking layer 246 .
- the blocking layer 246 can include a silicon oxide (SiO 2 ) or a silicon oxynitride (SiON), deposited by CVD, and performed in a batch or single substrate processing chamber with or without an ignition event such as plasma.
- the blocking layer 246 can be a single layer of silicon oxide, having a substantially homogeneous composition, a single layer of silicon oxynitride having a gradient in stoichiometric composition, or, as in embodiments described below, can be a multilayer blocking layer including at least a lower or first blocking layer overlying the second charge-trapping layer 244 b , and a second blocking layer overlying the first blocking layer.
- the blocking layer 246 can include a silicon nitride, a silicon-rich silicon nitride or a silicon-rich silicon oxynitride layer having a thickness of between 2.0 nm and 4.0 nm formed by a CVD process using N 2 O/NH 3 and DCS/NH 3 gas mixtures.
- a gate oxide or GOX preclean is performed, and gate oxides for MOS transistors 210 a - 210 b formed (step 130 ).
- the GOX preclean removes the remaining pad oxides 214 in the MOS regions 212 and at least a portion of the blocking layer 246 in a highly selective cleaning process. This cleaning process prepares the substrate 204 in the MOS region 212 for gate oxide growth.
- the pad oxide 214 is removed in a wet clean process.
- the wet clean process can be performed using a 20:1 BOE wet etch, a 50 : 1 hydrofluoric (HF) wet etch, a pad etch, or any other similar hydrofluoric-based wet etching chemistry.
- the cleaning process chemistry is chosen so as to remove only a negligible portion of the blocking layer 246 .
- the oxidation process to form gate oxides for MOS transistors 210 a - 210 b is a dual gate oxidation process to enable fabrication of both a first, thick, gate oxide 248 over the surface 216 of the substrate 204 in part of the MOS region 212 for a HV transistor, such as I/O MOSFET 210 b in the I/O circuit of the NVM, and a second, thinner gate oxide 250 for LV transistors, such as core MOSFET 210 a .
- the dual gate oxidation process involves forming the thicker gate oxide 248 over substantially all of the MOS region 212 , using any known oxidation process in accordance with the methods described herein, forming a patterned photoresist mask using standard lithographic techniques covering the I/O MOSFET 210 b and NVM region 208 , and removing the thick gate oxide covering core MOSFET 210 a by a wet etch process using a 10:1 buffered oxide etch (BOE) containing a surfactant, after which the photoresist mask is stripped or removed, and the second, thinner gate oxides 250 grown or deposited.
- the thinner gate oxides 250 can be grown, for example, to a thickness from about 1 nm to about 3 nm.
- the oxidation process to form the thick gate oxide 248 is also used to concurrently form a high temperature oxide (HTO) over the dielectric stack 240 of the SONOS devices 206 to provide a thicker oxide blocking layer 246 or an additional HTO layer of a multilayer blocking layer.
- HTO high temperature oxide
- the oxidation process can include in-situ-steam-generation (ISSG), CVD, or radical oxidation performed in a batch or single substrate processing chamber with or without an ignition event such as plasma.
- the thick gate oxide 248 and the additional or thicker oxide layer of the blocking layer 246 may be grown in a radical oxidation process involving flowing hydrogen (H 2 ) and oxygen (O 2 ) gas into a processing chamber at a ratio to one another of approximately 1:1 without an ignition event, such as forming of a plasma, which would otherwise typically be used to pyrolyze the H 2 and O 2 to form steam.
- the H 2 and O 2 are permitted to react at a temperature approximately in the range of 800-1000° C. at a pressure approximately in the range of 0.5-10 Torr to form radicals, such as, an OH radical, an HO 2 radical or an 0 diradical radicals at a surface of the blocking layer 246 .
- the oxidation process is carried out for a duration approximately in the range of 1-5 minutes for a single substrate using an ISSG process, or 10-15 minutes for a batch furnace process to effect growth of the blocking layer 246 having a thickness of from about 2 nm to about 4.5 nm, and a thick gate oxide 248 having a thickness of from about 3 nm to about 7 nm.
- a gate layer is deposited and patterned to concurrently form a gates 252 for the MOS devices 210 a , 210 b , and the SONOS devices 206 a , 206 b (step 132 ).
- the gate layer is a conductive, conformal layer deposited over substantially the entire surface 216 of the substrate 204 and all layers and structures formed thereon.
- a patterned photoresist mask (not shown) is then formed using standard lithographic techniques and the gate layer etched to remove the gate layer from areas not protected by the mask, stopping on top surfaces of the gate oxides 248 , 250 , and the dielectric stack (blocking layer 246 ) of the SONOS devices 206 a , 206 b.
- the gate layer includes a doped polysilicon or poly layer deposited using chemical vapor deposition (CVD) to a thickness of from about 30 nm to about 100 nm, and etched using standard polysilicon etch chemistries, such as CHF 3 or C 2 H 2 or HBr/O 2 which are highly selective to the underlying material of the gate oxides 248 , 250 and the dielectric stack 240 .
- the polysilicon can be doped using phosphorus implant for NMOS and Boron implant for PMOS transistors. The implant doses are in the range of 1E15 to 1E16/cm 2 at energies of 2 to 50 KeV.
- the gate layer is a multi-layer gate layer including one or more layers of a high work function or P+ metal, such as aluminum, Titanium or compounds or alloys thereof, in addition to or instead of polysilicon to form multi-layer gates 252 including a first, high work function metal layer 252 a and a second polysilicon layer 252 b.
- a high work function or P+ metal such as aluminum, Titanium or compounds or alloys thereof
- a spacer layer is deposited and etched to form sidewall spacers 254 (spacer 1 ) adjacent to the gates 252 of the MOS and SONOS devices (step 134 ).
- the spacer layer can include a conformal layer of a dielectric material, such as silicon oxide (SiO2) or silicon nitride (SiN), deposited to a thickness of from about 10 nm to about 30 nm, using any known CVD technique as described herein.
- the etch may be accomplished or performed in a number of different ways including, for example, a low pressure blanket or spacer etch at a moderate power (about 500 W) in a plasma of a fluorine containing gas, such as CF 4 , or CHF 3 . Because no mask is used and the etching is highly anisotropic, substantially all of the spacer layer is etched or removed from the exposed surface 216 of the substrate 204 , as well as horizontal surface of the gates 252 , parallel to the surface of the substrate leaving spacers 254 adjacent to sidewalls of the gates of the of the MOS and SONOS devices.
- any of the dielectric stack 240 as well as any of the GOX 248 , 250 remaining on the surface 216 of the substrate 204 and not covered by the gates 252 is advantageously removed along with portions of the spacer layer removed to form the spacers 254 .
- a patterned mask (not shown) is formed and source and drain (S/D) implants are performed to form source and drain (S/D) regions 256 for both the MOS devices 210 a , 210 b , and the SONOS devices 206 a , 206 b (step 136 ).
- the patterned mask can include a photoresist mask or a hardmask patterned to expose only the S/D regions of the SONOS and MOS devices. It is noted that in FIG. 2Q and following FIG.
- a silicide 258 is formed over the surface 216 of the substrate 204 in all S/D regions and a local interconnect and a metallization performed interconnecting some of the devices (step 138 ).
- the silicide process may be any commonly employed in the art, typically including a pre-clean etch, nickel metal deposition, anneal and wet strip.
- the metallization process can be used to form a first metal layer 260 a or local interconnect (LI) electrically coupling or connecting the drain of the N-SONOS device to the drain of the PSONOS device.
- LI local interconnect
- the sources of the P-SONOS device 206 a and N-SONOS device 206 b may be further connected by a second metal layer 260 b or LI to one of the MOS devices 210 a , 210 b , as shown in FIG.
- the metallization process may be any commonly employed in the art, typically including a pre-clean etch, metal deposition by CVD or PECVD, anneal and wet strip. Suitable metals for the metallization process include titanium (Ti), tantalum (Ta), tungsten (W) and nitrides or alloys thereof.
- the metal layers 260 a , 260 b are tungsten (W) deposited by CVD over a titanium (Ti) seed layer, and a titanium-nitride (TiN) barrier layer.
- CMOS process flow is continued to substantially complete the front end fabrication a non-volatile memory including a pair of complementary SONOS devices integrally formed with a number of MOS devices, including at least one pair of CMOS devices.
- FIG. 3 is a flowchart illustrating an embodiment of a method or process flow in which a hardmask is deposited over a surface of substrate after tunnel masks (TUNM) are formed for the CSONOS and SONOS wells and/or channels implanted.
- FIGS. 4A through 4J are block diagrams illustrating cross-sectional views of a portion of a memory cell 200 , including a pair of complementary SONOS devices and a number of MOS devices, two of which are shown, during fabrication of the memory cell according to the method of FIG. 3 .
- the process begins with forming a number of isolation structures 202 in a wafer or substrate 204 and implanting dopants into substrate 204 through the pad oxide 214 to form channels 218 and wells 220 for one or more of the MOS devices 210 a - 210 b .
- the memory cell 200 is substantially identical to that described above following steps 102 and 104 , and shown in FIG. 2A .
- a first tunnel mask (TUNM 224 ) is formed by depositing a photoresist layer on or overlying substantially an entire surface 216 of the substrate 204 , patterning the photoresist layer using standard lithographic techniques (step 302 ). The deposition and patterning is accomplished in the same manner as that described in connection with step 108 above. It is noted that the pad oxides 214 isolates the surface 216 of the substrate 204 from the photoresist of first TUNM 224 in all active regions of the SONOS and MOS devices 206 , 210 .
- dopants of an appropriate energy and concentration are implanted through the pad oxide 214 to form a channel 228 for the N-SONOS device 206 b , and, optionally, a well (not shown in this figure) in which the channel for the N-SONOS device is formed (step 304 ).
- the first or N-TUNM 224 is removed or stripped in either an ashing process using oxygen plasma, or a photoresist strip or solvent (step 306 ).
- a second tunnel mask (TUNM 230 ) is formed by depositing a photoresist layer on or over substantially an entire surface of the surface 216 and patterned using standard lithographic techniques (step 308 ). Because an opening 232 in the patterned photoresist layer exposes the P-SONOS region 208 a , the second TUNM 230 may also be referred to as the P-TUNM.
- dopants of an appropriate energy and concentration are implanted through the pad oxide 214 to form a channel 234 and a well or deep well 236 in which the P-SONOS device 206 a is formed (step 310 ).
- the second or P-TUNM 230 is removed or stripped in either an ashing process using oxygen plasma, or a photoresist strip or solvent (step 312 ).
- a hardmask 264 is deposited over the surface 216 of the substrate 204 (step 314 ).
- the hardmask 264 is formed concurrently over both the P-SONOS region 208 a and the N-SONOS region 208 b .
- the hardmask 264 is formed concurrently over substantially the entire surface 216 of the substrate 204 , including both the P-SONOS region 208 a and the N-SONOS region 208 b and the MOS region 212 .
- the hardmask 264 can include can one or more layers of material that can be patterned or opened using photoresist and standard lithographic techniques, but which is not itself photosensitive and protects underlying surface and structures formed therein from the photoresist and lithographic processes as well as from implants and etch process performed through openings formed in the hardmask.
- Suitable materials for the hardmask 264 include, for example, a layer of from about 5 to about 20 nm of silicon nitride (Si x N y ), or silicon oxynitride (SiON) deposited by any known nitride deposition process.
- a nitride hardmask is formed in step 314 in a low pressure chemical vapor deposition (LPCVD) process using a silicon source, such as silane (SiH 4 ), dichlorosilane (SiH 2 Cl 2 ), tetrachlorosilane (SiCl 4 ) or Bis-TertiaryButylAmino Silane (BTBAS), and a nitrogen source, such as NH 3 and N 2 O.
- a silicon source such as silane (SiH 4 ), dichlorosilane (SiH 2 Cl 2 ), tetrachlorosilane (SiCl 4 ) or Bis-TertiaryButylAmino Silane (BTBAS)
- a nitrogen source such as NH 3 and N 2 O.
- a third tunnel mask (TUNM 266 ) is formed by depositing a photoresist layer on or over substantially an entire surface of the hardmask 264 , and patterned using standard lithographic techniques (step 316 ). Because an opening 268 in the patterned photoresist layer exposes a portion of the hardmask 264 in both the P-SONOS region 208 a and the N-SONOS region 208 b the third TUNM 266 may also be referred to as a complementary tunnel mask or C-TUNM.
- the portion of the hardmask 264 exposed through the opening 268 in the third or C-TUNM 266 is etched or removed using any suitable wet or dry etching technique, depending on the material of the hardmask and the underlying structures or layers (step 318 ).
- the hardmask 264 in those embodiments in which the hardmask 264 includes a layer of silicon nitride overlying a pad oxide 214 , the hardmask can be etched using a standard low pressure nitride etch at a moderate power (about 500 W) in a plasma of a fluorine containing gas, such as CF 4 , or CHF 3 , which exhibits good selectivity to silicon oxides, such as the silicon dioxide (SiO2) of the underlying pad oxide 214 and/or the STI 202 structures.
- a fluorine containing gas such as CF 4 , or CHF 3
- the second or C-TUNM 266 is removed or stripped in either an ashing process using oxygen plasma, or a photoresist strip or solvent (step 320 ).
- the pad oxide 214 over both the P-SONOS region 208 a and the N-SONOS region 208 b is concurrently removed in a tunnel mask etch through the opening formed in the hardmask 466 (step 322 ).
- the tunnel mask etch can be accomplished, for example, in a wet clean process using a 10:1 buffered oxide etch (BOE) containing a surfactant.
- BOE buffered oxide etch
- the wet clean process can be performed using a 20:1 BOE wet etch, a 50 : 1 hydrofluoric (HF) wet etch, a pad etch, or any other similar hydrofluoric-based wet etching chemistry.
- the hardmask 264 is substantially entirely stripped or removed (step 324 ).
- the hardmask 264 can be removed using the same process and chemistry previously used to form openings in the hardmask.
- the hardmask 264 includes a silicon nitride layer
- it can be removed using a standard low pressure nitride etch at a moderate power (about 500 W) in a plasma of a fluorine containing gas, such as CF 4 , or CHF 3 , which exhibits good selectivity to silicon oxides, such as the silicon dioxide (SiO2) of the pad oxide 214 remaining over the MOS devices 210 a - 210 b in the MOS region 212 and the STI 202 structures, and to the underlying silicon of the substrate in the SONOS region 208 .
- the silicon nitride can also be removed by a wet etch using Phosphoric acid (H 3 PO 4 ) at a temperature of about 150
- CMOS process flow is performed to substantially complete the front end fabrication of a non-volatile memory including a pair of complementary SONOS devices integrally formed with a number of MOS devices, including at least one pair of CMOS devices.
- FIG. 5 is a block diagram illustrating cross-sectional views of a portion of a memory cell fabricated to include a deep Nwell 270 concurrently formed in the P-SONOS region 208 a and the MOS region 212 in which the core MOS 210 a is subsequently formed.
- the deep Nwell 270 can be implanted with Arsenic or Phosphorous at an energy of from about 500 to about 2000 kilo-electron volts (keV), and a dose of from about 5E12/cm 2 to about 2E13/cm 2 to form a deep Nwell.
- keV kilo-electron volts
- the P-SONOS region 208 a is shown as having been relocated to be adjacent to the MOS region 212 in which the core MOS 210 a is formed and the deep Nwell 270 is shown as being one contiguous well, it will be understood that this need not be the case in every embodiment, and the wells can concurrently be formed while remaining separate or non-contiguous by appropriate patterning of an implant mask.
Abstract
Description
- This application claims the benefit of priority under 35 U.S.C. 119(e) to U.S. Provisional Patent Application Ser. No. 61/936,506, filed Feb. 6, 2014, which is incorporated by reference herein.
- The present disclosure relates generally to semiconductor devices, and more particularly to memory cells including embedded or integrally formed silicon-oxide-nitride-oxide-semiconductor (SONOS) devices and metal-oxide-semiconductor (MOS) devices and methods for fabricating the same.
- For many applications, such as system-on-chip (SOC) architecture, it is desirable to integrate logic devices and interface circuits based upon MOS transistors or devices and silicon-oxide-nitride-oxide-semiconductor (SONOS) transistors or devices, on a single chip or substrate to create non-volatile memory (NVM). MOS devices are typically fabricated using a standard or baseline complimentary-metal-oxide-semiconductor (CMOS) process flows. SONOS devices include charge-trapping gate stacks in which a stored or trapped charge changes a threshold voltage of the non-volatile memory device to store information as a logic 1 or 0. The integration of these dissimilar devices in SOC architecture is challenging and becomes even more problematic when attempting to form complementary N and P-type SONOS devices with CMOS devices on a single chip or integrated circuit (IC).
- Methods of integrating complementary SONOS devices into a CMOS process flow are described. The method begins with depositing a hardmask (HM) over a substrate including a P-SONOS region and an N-SONOS region. In several embodiments, the substrate further includes a MOS region in which a number of MOS devices are to be formed and the HM is concurrently deposited over the MOS region. A first tunnel mask (TUNM) is formed over the HM exposing a first portion of the HM in the N-SONOS region. The first portion of the HM is etched, a channel for a N-type SONOS device implanted through a first pad oxide overlying the N-SONOS region and the first TUNM removed. A second TUNM is formed exposing a second portion of the HM in the P-SONOS region. The second portion of the HM is etched, a channel for a P-type SONOS device implanted through a second pad oxide overlying the P-SONOS region and the second TUNM removed. The first and second pad oxides are concurrently etched, and the HM removed.
- Embodiments of the present invention will be understood more fully from the detailed description that follows and from the accompanying drawings and the appended claims provided below, where:
-
FIG. 1 is a flowchart illustrating an embodiment of a method for fabricating a memory cell including complementary silicon-oxide-nitride-oxide-semiconductor (SONOS) devices and a metal-oxide-semiconductor (MOS) devices; -
FIGS. 2A-2S are block diagrams illustrating cross-sectional views of a portion of a memory cell during fabrication of the memory cell according to the method ofFIG. 1 ; and -
FIG. 3 is a flowchart illustrating another embodiment of a method for fabricating a memory cell including complementary SONOS devices and a metal-oxide-semiconductor (MOS) devices; and -
FIGS. 4A-4J are block diagrams illustrating cross-sectional views of a portion of a memory cell during fabrication of the memory cell according to the method ofFIG. 3 ; and -
FIG. 5 is a block diagram illustrating cross-sectional views of a portion of a memory cell during fabrication of the memory cell according to an alternative embodiment of either the method ofFIG. 1 orFIG. 3 . - Embodiments of methods of integrating complimentary silicon-oxide-nitride-oxide-semiconductor (CSONOS) into a complimentary metal-oxide-semiconductor (CMOS) fabrication process or process flow to produce non-volatile memory (NVM) cells are described herein with reference to figures. However, particular embodiments may be practiced without one or more of these specific details, or in combination with other known methods, materials, and apparatuses. In the following description, numerous specific details are set forth, such as specific materials, dimensions and processes parameters etc. to provide a thorough understanding of the present invention. In other instances, well-known semiconductor design and fabrication techniques have not been described in particular detail to avoid unnecessarily obscuring the present invention. Reference throughout this specification to “an embodiment” means that a particular feature, structure, material, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention. Thus, the appearances of the phrase “in an embodiment” in various places throughout this specification are not necessarily referring to the same embodiment of the invention. Furthermore, the particular features, structures, materials, or characteristics may be combined in any suitable manner in one or more embodiments.
- The terms “over,” “under,” “between,” and “on” as used herein refer to a relative position of one layer with respect to other layers. As such, for example, one layer deposited or disposed over or under another layer may be directly in contact with the other layer or may have one or more intervening layers. Moreover, one layer deposited or disposed between layers may be directly in contact with the layers or may have one or more intervening layers. In contrast, a first layer “on” a second layer is in contact with that second layer. Additionally, the relative position of one layer with respect to other layers is provided assuming operations deposit, modify and remove films relative to a starting substrate without consideration of the absolute orientation of the substrate.
- Briefly, in one embodiment the method begins with depositing a hardmask (HM) over a surface of a substrate including a first-SONOS region and a second-SONOS region in which a pair of complementary SONOS devices are to be formed. A first tunnel mask (TUNM) is formed over the HM exposing a first portion of the HM in the second-SONOS region, the first portion of the HM is etched, and a channel for a first SONOS device implanted through a first pad oxide overlying the second-SONOS region after which the first TUNM is removed. Next, a second TUNM is formed over the HM exposing a second portion of the HM in the first-SONOS region, the second portion of the HM is etched, and a channel for a second SONOS device implanted through a second pad oxide overlying the first-SONOS region after which the second TUNM is removed. Finally, the first and second pad oxides in the first-SONOS region and second-SONOS regions are concurrently etched, and the HM removed. The first and second SONOS regions are or will be doped with opposite types of dopants. Thus, although in the following exemplary embodiments the first-SONOS region is described as being a P-SONOS region and the second-SONOS region as an N-SONOS region, It will be understood that in other embodiments, the first-SONOS region may be an N-SONOS region and the second-SONOS region a P-SONOS region without departing from the scope of the invention.
- The CSONOS devices may include devices or transistors implemented using Silicon-Oxide-Nitride-Oxide-Silicon (SONOS) or Metal-Oxide-Nitride-Oxide-Silicon (MONOS) technology.
- An embodiment of a method for integrating or embedding CSONOS into a CMOS process flow will now be described in detail with reference to
FIG. 1 andFIGS. 2A through 2S .FIG. 1 is a flowchart illustrating an embodiment of a method or process flow in which a hardmask is deposited over a surface of substrate before tunnel masks (TUNM) are formed for the CSONOS and SONOS wells and/or channels implanted.FIGS. 2A-2S are block diagrams illustrating cross-sectional views of a portion of amemory cell 200, including a pair of complementary SONOS devices and a pair or a number of MOS devices, two of which are shown, during fabrication of the memory cell according to the method ofFIG. 1 . In one embodiment, the pair of MOS devices is a pair of complementary MOS (CMOS) devices. - Referring to
FIG. 1 andFIG. 2A , the process begins with forming a number ofisolation structures 202 in a wafer or substrate 204 (step 102). Theisolation structures 202 isolate the memory cell being formed from memory cells formed in adjoining areas (not shown) of thesubstrate 204 and/or isolate the pair of complementary SONOS devices 206 a-206 b being formed in aSONOS region 208 of the substrate from one another, and from a number of MOS devices 210 a-210 b being formed in one or moreadjoining MOS regions 212, only one of which is shown. - It is noted that in the embodiment shown the pair of complementary SONOS devices include a p-type SONOS device (P-
SONOS 206 a) formed in a P-SONOS region 208 a, and a N-type SONOS device (N-SONOS 206 b) formed in a N-SONOS region 208 b. By P-type SONOS device it is meant a device having a channel region doped with a P-type, acceptor dopant such as boron. Similarly, by N-type SONOS device it is meant a device having a channel region doped with an N-type, donor dopant such as phosphorus or arsenic. - It is noted that the number of MOS devices 210 a-210 b can include both low-voltage field effect transistors (LV-FET) in a core of a non-volatile memory (NVM) and high-voltage field effect transistors (HV-FET) in an input/output (I/O) circuit of the NVM. For purposes of explanation and to simplify the figures the MOS devices 210 a-210 b are shown as including a LV-
FET 210 a in the core of the NVM and a HV-FET 210 b in the I/O circuit of the NVM. Although not shown in this figure, it will be understood the MOS devices 210 a-210 b can be and generally are one half of a complementary pairs of CMOS in the core and/or the I/O circuit of the NVM, all of which are integrally and concurrently formed along with the pair of the CSONOS devices. - The
isolation structures 202 include a dielectric material, such as an oxide or nitride, and may be formed by any conventional technique, including but not limited to shallow trench isolation (STI) or local oxidation of silicon (LOCOS). Thesubstrate 204 may be a bulk wafer composed of any single crystal or polycrystalline material suitable for semiconductor device fabrication, or may include a top epitaxial layer of a suitable material formed on a substrate. Suitable materials include, but are not limited to, silicon, germanium, silicon-germanium or a III-V compound semiconductor material. - A
pad oxide 214 is formed over asurface 216 of thesubstrate 204 in both theNVM region 208 and theMOS regions 212. Thepad oxide 214 can be silicon dioxide (SiO2) having a thickness of from about 10 nanometers (nm) to about 20 nm and can be grown by a thermal oxidation process or in-situ steam generation (ISSG). - Referring again to
FIG. 1 andFIG. 2A , dopants are then implanted intosubstrate 204 through thepad oxide 214 to formchannels 218 andwells 220 for one or more of the MOS devices 210 a-210 b that will be formed in the MOS region 212 (step 104). Generally, this involves several separate deposition, lithography, implant and stripping processes to implant wells and channels for different types of devices, formed in different areas, i.e., the core or I/O circuit of the NVM. For example, to perform well and channel implants of a N-type MOS device in the core,core MOS 210 a, a photoresist layer is deposited and patterned using standard lithographic techniques to block or shield both theSONOS region 208 and P-type devices in theMOS region 212, and implanting an appropriate ion species at an appropriate energy to an appropriate concentration. For example, BF2 can be implanted at an energy of from about 10 to about 100 kilo-electron volts (keV), and a dose of from about 1e12 cm−2 to about 1e14 cm−2 to form an N-type MOS (NMOS) transistor. A P-type MOS (PMOS) transistor may likewise be formed by implantation of Arsenic or Phosphorous ions at any suitable dose and energy. It is to be understood that implantation can be used to formchannels 218, in all of theMOS regions 212 at the same time, or at separate times using standard lithographic techniques, including a patterned photoresist layer to mask one of the MOS regions. After the implants have been performed, the patterned resist layer is stripped in either an ashing process using oxygen plasma, or in a photoresist strip using a commercially available strip or solvent. Another photoresist layer is deposited and patterned to block or shield both theSONOS region 208 and N-type devices in theMOS region 212 prior to performing well and channel implants of a P-type MOS device in the core. The process is then repeated for the MOS devices in the MOS device in the I/O circuit, I/O MOS 210 b. - Next, referring to
FIG. 1 andFIG. 2B ahardmask 222 is deposited over thesurface 216 of the substrate 204 (step 106). Generally, thehardmask 222 is formed concurrently over both the P-SONOS region 208 a and the N-SONOS region 208 b. In some embodiments, such as that shown, thehardmask 222 is formed concurrently over substantially theentire surface 216 of thesubstrate 204, including both the P-SONOS region 208 a and the N-SONOS region 208 b and theMOS region 212. - Generally, the
hardmask 222 can include one or more layers of material that can be patterned or opened using photoresist and standard lithographic techniques, but which is not itself photosensitive and protects underlying surface and structures formed therein from the photoresist and lithographic processes as well as from implants and etch process performed through openings formed in the hardmask. Suitable materials for thehardmask 222 include, for example, a layer of from about 5 to about 20 nm of silicon nitride (SixNy), or silicon oxynitride (SiON) deposited by any known nitride deposition process. For example, in one embodiment a nitride hardmask is formed instep 106 in a low pressure chemical vapor deposition (LPCVD) process using a silicon source, such as silane (SiH4), dichlorosilane (SiH2Cl2), tetrachlorosilane (SiCl4) or Bis-TertiaryButylAmino Silane (BTBAS), and a nitrogen source, such as NH3 and N2O. - Next, referring to
FIG. 1 andFIG. 2C a first tunnel mask (TUNM 224) is formed by depositing a photoresist layer on or overlying substantially an entire surface of thehardmask 222, patterning the photoresist layer using standard lithographic techniques (step 108). Because anopening 226 in the patterned photoresist layer exposes a first portion of theHM 222 in the N-SONOS region 208 b, thefirst TUNM 224 may also be referred to as the N-TUNM. - Referring to
FIG. 1 andFIG. 2D , the first portion of the HM exposed through theopening 226 in the first or N-TUNM 224 is etched or removed using any suitable wet or dry etching technique, depending on the material of the hardmask and the underlying structures or layers (step 110). For example, in those embodiments in which thehardmask 222 includes a layer of silicon nitride overlying apad oxide 214, the hardmask can be etched using a standard low pressure nitride etch at a moderate power (about 500 W) in a plasma of a fluorine containing gas, such as CF4, or CHF3, which exhibits good selectivity to silicon oxides, such as the silicon dioxide (SiO2) of theunderlying pad oxide 214 and/or theSTI 202 structures. - Next, referring again to
FIG. 1 andFIG. 2D , dopants of an appropriate energy and concentration are implanted through the opening in thehardmask 222 and thepad oxide 214 to form achannel 228 for the N-SONOS device 206 b, and, optionally, a well (not shown in this figure) in which the channel for the N-SONOS device is formed (step 112). In one embodiment, the well can be implanted with boron ions (BF2) at an energy of from about 100 to about 500 kilo-electron volts (keV), and a dose of from about 1E12/cm2 to about 5E13/cm2 to form a Pwell. Thechannel 228 can be implanted with Arsenic or Phosphorous ions at an energy of from about 50 to about 500 kilo-electron volts (keV), and a dose of from about 5e11cm−2 to about 5e12 cm−2 to form a N-SONOS device 206 b. - Referring to
FIG. 1 andFIG. 2E , the first or N-TUNM 224 is removed or stripped in either an ashing process using oxygen plasma, or a photoresist strip or solvent (step 114). - Next, referring to
FIG. 1 andFIG. 2F a second tunnel mask (TUNM 230) is formed by depositing a photoresist layer on or over substantially an entire surface of thehardmask 222 and thesurface 216 of thesubstrate 204 exposed by the first hardmask etch step, and patterned using standard lithographic techniques (step 116). Because anopening 232 in the patterned photoresist layer exposes a second portion of thehardmask 222 in the P-SONOS region 208 a, thesecond TUNM 230 may also be referred to as the P-TUNM. It is noted that thepad oxide 214 isolates thesurface 216 of thesubstrate 204 from the photoresist ofsecond TUNM 230 in the N-SONOS region 208 b. - Referring to
FIG. 1 andFIG. 2G , the second portion of thehardmask 222 exposed through theopening 232 in the second or P-TUNM 230 is etched or removed using any suitable wet or dry etching technique, depending on the material of the hardmask and the underlying structures or layers (step 118). For example, as described above in connection with N-TUNM 224, in those embodiments in which thehardmask 222 includes a layer of silicon nitride overlying apad oxide 214, the hardmask can be etched using a standard low pressure nitride etch at a moderate power (about 500 W) in a plasma of a fluorine containing gas, such as CF4, or CHF3, which exhibits good selectivity to silicon oxides, such as the silicon dioxide (SiO2) of theunderlying pad oxide 214 and/or theSTI 202 structures. - Referring again to
FIG. 1 andFIG. 2G , dopants of an appropriate energy and concentration are implanted through the opening in thehardmask 222 and thepad oxide 214 to form achannel 234 and a well or deep well 236 in which the P-SONOS device 206 a is formed (step 120). In one embodiment, the well can be implanted with Arsenic or Phosphorous at an energy of from about 200 to about 1000 kilo-electron volts (keV), and a dose of from about 1E12/cm2 to about 5E13/cm2 to form a deep Nwell. Thechannel 234 can be implanted with boron ions (BF2) at an energy of from about 10 to about 100 kilo-electron volts (keV), and a dose of from about 1e12 cm−2 to about 1e13 cm−2 to form a P-SONOS device 206 a. - Referring to
FIG. 1 andFIG. 2H , the second or P-TUNM 230 is removed or stripped in either an ashing process using oxygen plasma, or a photoresist strip or solvent (step 122). - Next, referring to
FIG. 1 andFIG. 2I , thepad oxide 214 over both the P-SONOS region 208 a and the N-SONOS region 208 b is concurrently removed in a tunnel mask etch through the openings previously formed in the hardmask 222 (step 124). The tunnel mask etch can be accomplished, for example, in a wet clean process using a 10:1 buffered oxide etch (BOE) containing a surfactant. Alternatively, the wet clean process can be performed using a 20:1 BOE wet etch, a 50:1 hydrofluoric (HF) wet etch, a pad etch, or any other similar hydrofluoric-based wet etching chemistry. - Referring to
FIG. 1 andFIG. 2J , thehardmask 222 is substantially entirely stripped or removed (step 126). Thehardmask 222 can be removed using the same process and chemistry previously used to form openings in the hardmask. For example, in embodiments in which thehardmask 222 includes a silicon nitride layer, it can be removed using a standard low pressure nitride etch at a moderate power (about 500 W) in a plasma of a fluorine containing gas, such as CF4, or CHF3, which exhibits good selectivity to silicon oxides, such as the silicon dioxide (SiO2) of thepad oxide 214 remaining over the MOS devices 210 a-210 b in theMOS region 212 and theSTI 202 structures, and to the underlying silicon of the substrate in theSONOS region 208. Alternatively, the silicon nitride can also be removed by a wet etch using Phosphoric acid (H3PO4) at a temperature of about 150° C. to 160° C. - Referring to
FIG. 1 andFIGS. 2K through 2L , a number of dielectric or oxide-nitride-oxide (ONO) layers, shown collectively asdielectric layers 238 inFIG. 2L , are formed or deposited over thesurface 216 of thesubstrate 204, a mask formed on or overlying the dielectric layers, and the dielectric layers etched to form ONO ordielectric stacks 240 of the N-SONOS device 206 b and the P-SONOS device 206 a in the N-SONOS region 208 b and the P-SONOS region 208 a (step 128). - Referring to
FIG. 2L , the number ofdielectric layers 238 includes atunneling layer 242 overlying thesurface 216 of thesubstrate 204, a charge-trapping layer 244 overlying the tunneling layer and ablocking layer 246 overlying the charge-trapping layer. Thetunneling layer 242 may be any material and have any thickness suitable to allow charge carriers to tunnel into an overlying charge-trapping layer under an applied gate bias while maintaining a suitable barrier to leakage when the SONOS devices (P-SONOS device 206 a and N-SONOS device 206 b) are unbiased. In certain embodiments,tunneling layer 242 is silicon dioxide, silicon oxy-nitride, or a combination thereof and can be grown by a thermal oxidation process, using ISSG or radical oxidation. - In one embodiment a silicon
dioxide tunneling layer 242 may be thermally grown in a thermal oxidation process. For example, a layer of silicon dioxide may be grown utilizing dry oxidation at 750 degrees centigrade (° C.)-800° C. in an oxygen containing gas or atmosphere, such as oxygen (O2) gas. The thermal oxidation process is carried out for a duration approximately in the range of 50 to 150 minutes to effect growth of atunneling layer 242 having a thickness of from about 1.0 nanometers (nm) to about 3.0 nm by oxidation and consumption of the exposed surface of substrate. - In another embodiment a silicon
dioxide tunneling layer 242 may be grown in a radical oxidation process involving flowing hydrogen (H2) and oxygen (O2) gas into a processing chamber at a ratio to one another of approximately 1:1 without an ignition event, such as forming of a plasma, which would otherwise typically be used to pyrolyze the H2 and O2 to form steam. Instead, the H2 and O2 are permitted to react at a temperature approximately in the range of about 900° C. to about 1000° C. at a pressure approximately in the range of about 0.5 to about 5 Torr to form radicals, such as, an OH radical, an HO2 radical or an oxygen (O) diradical, at the surface of substrate. The radical oxidation process is carried out for a duration approximately in the range of about 1 to about 10 minutes to effect growth of atunneling layer 242 having a thickness of from about 1.0 nanometers (nm) to about 4.0 nm by oxidation and consumption of the exposed surface of substrate. It will be understood that in this and in subsequent figures the thickness oftunneling layer 242 is exaggerated relative to thepad oxide 214, which is approximately 7 times thicker, for the purposes of clarity. Atunneling layer 242 grown in a radical oxidation process is both denser and is composed of substantially fewer hydrogen atoms/cm3 than a tunneling layer formed by wet oxidation techniques, even at a reduced thickness. In certain embodiments, the radical oxidation process is carried out in a batch-processing chamber or furnace capable of processing multiple substrates to provide a highquality tunneling layer 242 without impacting the throughput (wafers/hr.) requirements that a fabrication facility may require. - In another embodiment,
tunneling layer 242 is deposited by chemical vapor deposition (CVD) or atomic layer deposition and is composed of a dielectric layer which may include, but is not limited to silicon dioxide, silicon oxy-nitride, silicon nitride, aluminum oxide, hafnium oxide, zirconium oxide, hafnium silicate, zirconium silicate, hafnium oxy-nitride, hafnium zirconium oxide and lanthanum oxide. In another embodiment,tunneling layer 242 is a multilayer tunneling layer including at least a bottom layer of a material such as, but not limited to, silicon dioxide or silicon oxy-nitride and a top layer of a material which may include, but is not limited to silicon nitride, aluminum oxide, hafnium oxide, zirconium oxide, hafnium silicate, zirconium silicate, hafnium oxy-nitride, hafnium zirconium oxide and lanthanum oxide. - Referring again to
FIG. 2L , a charge-trapping layer 244 is formed on or overlying thetunneling layer 242. Generally, as in the embodiment shown, the charge-trapping layer is a multilayer charge-trapping layer having multiple layers including at least an oxygen-rich, substantially charge trap free lower or first charge-trapping layer 244 a closer to thetunneling layer 242, and an upper or second charge-trapping layer 244 b that is silicon-rich and oxygen-lean relative to the first charge-trapping layer and comprises a majority of a charge traps distributed in multilayer charge-trapping layer. - The first charge-
trapping layer 244 a of a multilayer charge-trapping layer 244 can include a silicon nitride (Si3N4), silicon-rich silicon nitride or a silicon oxy-nitride (SiOxNy (Hz)). For example, the first charge-trapping layer 244 a can include a silicon oxynitride layer having a thickness of between about 1.5 nm and about 4.0 nm formed by a CVD process using dichlorosilane (DCS)/ammonia (NH3) and nitrous oxide (N2O)/NH3 gas mixtures in ratios and at flow rates tailored to provide a silicon-rich and oxygen-rich oxynitride layer. - The second charge-
trapping layer 244 b of the multilayer charge-trapping layer is then formed over the first charge-trapping layer 244 a. The second charge-trapping layer 244 b can include a silicon nitride and silicon oxy-nitride layer having a stoichiometric composition of oxygen, nitrogen and/or silicon different from that of the first charge-trapping layer 244 a. The second charge-trapping layer 244 b can include a silicon oxynitride layer having a thickness of between about 2.0 nm and about 10.0 nm, and may be formed or deposited by a CVD process using a process gas including DCS/NH3 and N2O/NH3 gas mixtures in ratios and at flow rates tailored to provide a silicon-rich, oxygen-lean top nitride layer. - As used herein, the terms “oxygen-rich” and “silicon-rich” are relative to a stoichiometric silicon nitride, or “nitride,” commonly employed in the art having a composition of (Si3N4) and with a refractive index (RI) of approximately 2.0. Thus, “oxygen-rich” silicon oxynitride entails a shift from stoichiometric silicon nitride toward a higher wt. % of silicon and oxygen (i.e. reduction of nitrogen). An oxygen rich silicon oxynitride film is therefore more like silicon dioxide and the RI is reduced toward the 1.45 RI of pure silicon dioxide. Similarly, films described herein as “silicon-rich” entail a shift from stoichiometric silicon nitride toward a higher wt. % of silicon with less oxygen than an “oxygen-rich” film. A silicon-rich silicon oxynitride film is therefore more like silicon and the RI is increased toward the 3.5 RI of pure silicon.
- Referring again to
FIG. 2L , the number of dielectric layers further includes a blocking dielectric layer or blockinglayer 246 that is formed on or overlying the charge-trapping layer 244. In one embodiment, theblocking layer 246 can include an oxidized portion of the silicon nitride of the underlying second charge-trapping layer 244 b, which is subsequently oxidized by in-situ-steam-generation (ISSG), or radical oxidation to form theblocking layer 246. In other embodiments, theblocking layer 246 can include a silicon oxide (SiO2) or a silicon oxynitride (SiON), deposited by CVD, and performed in a batch or single substrate processing chamber with or without an ignition event such as plasma. Theblocking layer 246 can be a single layer of silicon oxide, having a substantially homogeneous composition, a single layer of silicon oxynitride having a gradient in stoichiometric composition, or, as in embodiments described below, can be a multilayer blocking layer including at least a lower or first blocking layer overlying the second charge-trapping layer 244 b, and a second blocking layer overlying the first blocking layer. - In one embodiment, the
blocking layer 246 can include a silicon nitride, a silicon-rich silicon nitride or a silicon-rich silicon oxynitride layer having a thickness of between 2.0 nm and 4.0 nm formed by a CVD process using N2O/NH3 and DCS/NH3 gas mixtures. - Referring to
FIGS. 1 and 2M , a gate oxide or GOX preclean is performed, and gate oxides for MOS transistors 210 a-210 b formed (step 130). Referring toFIG. 2M , the GOX preclean removes the remainingpad oxides 214 in theMOS regions 212 and at least a portion of theblocking layer 246 in a highly selective cleaning process. This cleaning process prepares thesubstrate 204 in theMOS region 212 for gate oxide growth. In one exemplary implementation thepad oxide 214 is removed in a wet clean process. Alternatively, the wet clean process can be performed using a 20:1 BOE wet etch, a 50:1 hydrofluoric (HF) wet etch, a pad etch, or any other similar hydrofluoric-based wet etching chemistry. In other embodiments, the cleaning process chemistry is chosen so as to remove only a negligible portion of theblocking layer 246. - In some embodiments, such as that shown in
FIG. 2M , the oxidation process to form gate oxides for MOS transistors 210 a-210 b is a dual gate oxidation process to enable fabrication of both a first, thick,gate oxide 248 over thesurface 216 of thesubstrate 204 in part of theMOS region 212 for a HV transistor, such as I/O MOSFET 210 b in the I/O circuit of the NVM, and a second,thinner gate oxide 250 for LV transistors, such ascore MOSFET 210 a. Generally, the dual gate oxidation process involves forming thethicker gate oxide 248 over substantially all of theMOS region 212, using any known oxidation process in accordance with the methods described herein, forming a patterned photoresist mask using standard lithographic techniques covering the I/O MOSFET 210 b andNVM region 208, and removing the thick gate oxide coveringcore MOSFET 210 a by a wet etch process using a 10:1 buffered oxide etch (BOE) containing a surfactant, after which the photoresist mask is stripped or removed, and the second,thinner gate oxides 250 grown or deposited. Thethinner gate oxides 250 can be grown, for example, to a thickness from about 1 nm to about 3 nm. It will be understood that, by controlling the thickness of thethick gate oxide 248 as initially formed there is no need to form an additional photoresist mask over the I/O MOSFET 210 b during subsequent formation of thethinner gate oxide 250 since the additional oxide merely adds insubstantially to the thickness of the thick gate oxide. Similarly, the oxidation process to form thethinner gate oxides 250 will have little to no detrimental impact on theblocking layer 246. - In another embodiment, the oxidation process to form the
thick gate oxide 248 is also used to concurrently form a high temperature oxide (HTO) over thedielectric stack 240 of the SONOS devices 206 to provide a thickeroxide blocking layer 246 or an additional HTO layer of a multilayer blocking layer. The oxidation process can include in-situ-steam-generation (ISSG), CVD, or radical oxidation performed in a batch or single substrate processing chamber with or without an ignition event such as plasma. For example, in one embodiment thethick gate oxide 248 and the additional or thicker oxide layer of theblocking layer 246 may be grown in a radical oxidation process involving flowing hydrogen (H2) and oxygen (O2) gas into a processing chamber at a ratio to one another of approximately 1:1 without an ignition event, such as forming of a plasma, which would otherwise typically be used to pyrolyze the H2 and O2 to form steam. Instead, the H2 and O2 are permitted to react at a temperature approximately in the range of 800-1000° C. at a pressure approximately in the range of 0.5-10 Torr to form radicals, such as, an OH radical, an HO2 radical or an 0 diradical radicals at a surface of theblocking layer 246. The oxidation process is carried out for a duration approximately in the range of 1-5 minutes for a single substrate using an ISSG process, or 10-15 minutes for a batch furnace process to effect growth of theblocking layer 246 having a thickness of from about 2 nm to about 4.5 nm, and athick gate oxide 248 having a thickness of from about 3 nm to about 7 nm. - Next, referring to FIGS. 1 and 2N-2O, a gate layer is deposited and patterned to concurrently form a
gates 252 for theMOS devices SONOS devices entire surface 216 of thesubstrate 204 and all layers and structures formed thereon. A patterned photoresist mask (not shown) is then formed using standard lithographic techniques and the gate layer etched to remove the gate layer from areas not protected by the mask, stopping on top surfaces of thegate oxides SONOS devices - In one embodiment, the gate layer includes a doped polysilicon or poly layer deposited using chemical vapor deposition (CVD) to a thickness of from about 30 nm to about 100 nm, and etched using standard polysilicon etch chemistries, such as CHF3 or C2H2 or HBr/O2 which are highly selective to the underlying material of the
gate oxides dielectric stack 240. The polysilicon can be doped using phosphorus implant for NMOS and Boron implant for PMOS transistors. The implant doses are in the range of 1E15 to 1E16/cm2 at energies of 2 to 50 KeV. - Referring to
FIG. 20 , in some embodiments the gate layer is a multi-layer gate layer including one or more layers of a high work function or P+ metal, such as aluminum, Titanium or compounds or alloys thereof, in addition to or instead of polysilicon to formmulti-layer gates 252 including a first, high workfunction metal layer 252 a and asecond polysilicon layer 252 b. - Referring to
FIGS. 1 and 2P a spacer layer is deposited and etched to form sidewall spacers 254 (spacer 1) adjacent to thegates 252 of the MOS and SONOS devices (step 134). The spacer layer can include a conformal layer of a dielectric material, such as silicon oxide (SiO2) or silicon nitride (SiN), deposited to a thickness of from about 10 nm to about 30 nm, using any known CVD technique as described herein. In an embodiment, where thespacer layer 254 includes silicon nitride, the etch may be accomplished or performed in a number of different ways including, for example, a low pressure blanket or spacer etch at a moderate power (about 500 W) in a plasma of a fluorine containing gas, such as CF4, or CHF3. Because no mask is used and the etching is highly anisotropic, substantially all of the spacer layer is etched or removed from the exposedsurface 216 of thesubstrate 204, as well as horizontal surface of thegates 252, parallel to the surface of thesubstrate leaving spacers 254 adjacent to sidewalls of the gates of the of the MOS and SONOS devices. - Referring to
FIG. 2P , it is noted that in embodiments in which the spacer layer includes an oxide, such as silicon-dioxide (SiO2), any of thedielectric stack 240 as well as any of theGOX surface 216 of thesubstrate 204 and not covered by thegates 252 is advantageously removed along with portions of the spacer layer removed to form thespacers 254. - Referring to
FIGS. 1 and 2Q , a patterned mask (not shown) is formed and source and drain (S/D) implants are performed to form source and drain (S/D)regions 256 for both theMOS devices SONOS devices FIG. 2Q and followingFIG. 2R only a portion of thesubstrate 204 including N-SONOS device 206 b andcore MOS device 210 a are shown in order to more clearly show details of the S/D implants and silicides formed in subsequent step. It will be understood that as described in the detailed description above and below, the above S/D implant step as well as the silicides step below are performed on the P-SONOS device 206 a and I/O MOS device 210 b as well. - Referring to
FIGS. 1 , 2R and 2S, asilicide 258 is formed over thesurface 216 of thesubstrate 204 in all S/D regions and a local interconnect and a metallization performed interconnecting some of the devices (step 138). The silicide process may be any commonly employed in the art, typically including a pre-clean etch, nickel metal deposition, anneal and wet strip. Advantageously, because theMOS devices SONOS 206 a and N-SONOS 206 b) are integrally formed on thesame substrate 204, the metallization process can be used to form afirst metal layer 260 a or local interconnect (LI) electrically coupling or connecting the drain of the N-SONOS device to the drain of the PSONOS device. Optionally, as shown in the sources of the P-SONOS device 206 a and N-SONOS device 206 b may be further connected by asecond metal layer 260 b or LI to one of theMOS devices FIG. 2S , or connected to ohmic contacts (not shown) formed in thesubstrate 204. The metallization process may be any commonly employed in the art, typically including a pre-clean etch, metal deposition by CVD or PECVD, anneal and wet strip. Suitable metals for the metallization process include titanium (Ti), tantalum (Ta), tungsten (W) and nitrides or alloys thereof. In one embodiment, the metal layers 260 a, 260 b, are tungsten (W) deposited by CVD over a titanium (Ti) seed layer, and a titanium-nitride (TiN) barrier layer. - Finally, the standard or baseline CMOS process flow is continued to substantially complete the front end fabrication a non-volatile memory including a pair of complementary SONOS devices integrally formed with a number of MOS devices, including at least one pair of CMOS devices.
- An embodiment of another method for integrating or embedding CSONOS into a CMOS process flow process flow will now be described in detail with reference to
FIG. 3 andFIGS. 4A through 4J .FIG. 3 is a flowchart illustrating an embodiment of a method or process flow in which a hardmask is deposited over a surface of substrate after tunnel masks (TUNM) are formed for the CSONOS and SONOS wells and/or channels implanted.FIGS. 4A through 4J are block diagrams illustrating cross-sectional views of a portion of amemory cell 200, including a pair of complementary SONOS devices and a number of MOS devices, two of which are shown, during fabrication of the memory cell according to the method ofFIG. 3 . - As with the hardmask-first method described above the process begins with forming a number of
isolation structures 202 in a wafer orsubstrate 204 and implanting dopants intosubstrate 204 through thepad oxide 214 to formchannels 218 andwells 220 for one or more of the MOS devices 210 a-210 b. At this point thememory cell 200 is substantially identical to that described above followingsteps FIG. 2A . - Next, referring to
FIGS. 3 and 4A , a first tunnel mask (TUNM 224) is formed by depositing a photoresist layer on or overlying substantially anentire surface 216 of thesubstrate 204, patterning the photoresist layer using standard lithographic techniques (step 302). The deposition and patterning is accomplished in the same manner as that described in connection withstep 108 above. It is noted that thepad oxides 214 isolates thesurface 216 of thesubstrate 204 from the photoresist offirst TUNM 224 in all active regions of the SONOS and MOS devices 206,210. - Referring again to
FIG. 3 andFIG. 4A , dopants of an appropriate energy and concentration are implanted through thepad oxide 214 to form achannel 228 for the N-SONOS device 206 b, and, optionally, a well (not shown in this figure) in which the channel for the N-SONOS device is formed (step 304). - Referring to
FIG. 3 andFIG. 4B , the first or N-TUNM 224 is removed or stripped in either an ashing process using oxygen plasma, or a photoresist strip or solvent (step 306). - Next, referring to
FIG. 3 andFIG. 4C , a second tunnel mask (TUNM 230) is formed by depositing a photoresist layer on or over substantially an entire surface of thesurface 216 and patterned using standard lithographic techniques (step 308). Because anopening 232 in the patterned photoresist layer exposes the P-SONOS region 208 a, thesecond TUNM 230 may also be referred to as the P-TUNM. - Referring again to
FIG. 3 andFIG. 4C , dopants of an appropriate energy and concentration are implanted through thepad oxide 214 to form achannel 234 and a well or deep well 236 in which the P-SONOS device 206 a is formed (step 310). - Referring to
FIG. 3 andFIG. 4D , the second or P-TUNM 230 is removed or stripped in either an ashing process using oxygen plasma, or a photoresist strip or solvent (step 312). - Next, referring to
FIG. 3 andFIG. 4E ahardmask 264 is deposited over thesurface 216 of the substrate 204 (step 314). Thehardmask 264 is formed concurrently over both the P-SONOS region 208 a and the N-SONOS region 208 b. In some embodiments, such as that shown, thehardmask 264 is formed concurrently over substantially theentire surface 216 of thesubstrate 204, including both the P-SONOS region 208 a and the N-SONOS region 208 b and theMOS region 212. - Generally, the
hardmask 264, like thehardmask 222 described above, can include can one or more layers of material that can be patterned or opened using photoresist and standard lithographic techniques, but which is not itself photosensitive and protects underlying surface and structures formed therein from the photoresist and lithographic processes as well as from implants and etch process performed through openings formed in the hardmask. Suitable materials for thehardmask 264 include, for example, a layer of from about 5 to about 20 nm of silicon nitride (SixNy), or silicon oxynitride (SiON) deposited by any known nitride deposition process. For example, in one embodiment a nitride hardmask is formed instep 314 in a low pressure chemical vapor deposition (LPCVD) process using a silicon source, such as silane (SiH4), dichlorosilane (SiH2Cl2), tetrachlorosilane (SiCl4) or Bis-TertiaryButylAmino Silane (BTBAS), and a nitrogen source, such as NH3 and N2O. - Next, referring to
FIG. 3 andFIG. 4F , a third tunnel mask (TUNM 266) is formed by depositing a photoresist layer on or over substantially an entire surface of thehardmask 264, and patterned using standard lithographic techniques (step 316). Because an opening 268 in the patterned photoresist layer exposes a portion of thehardmask 264 in both the P-SONOS region 208 a and the N-SONOS region 208 b thethird TUNM 266 may also be referred to as a complementary tunnel mask or C-TUNM. - Referring to
FIG. 3 andFIG. 4G , the portion of thehardmask 264 exposed through the opening 268 in the third or C-TUNM 266 is etched or removed using any suitable wet or dry etching technique, depending on the material of the hardmask and the underlying structures or layers (step 318). For example, as described above in connection with N-TUNM 224 and P-TUNM 230, in those embodiments in which thehardmask 264 includes a layer of silicon nitride overlying apad oxide 214, the hardmask can be etched using a standard low pressure nitride etch at a moderate power (about 500 W) in a plasma of a fluorine containing gas, such as CF4, or CHF3, which exhibits good selectivity to silicon oxides, such as the silicon dioxide (SiO2) of theunderlying pad oxide 214 and/or theSTI 202 structures. - Referring to
FIG. 3 andFIG. 4H , the second or C-TUNM 266 is removed or stripped in either an ashing process using oxygen plasma, or a photoresist strip or solvent (step 320). - Next, referring to
FIG. 3 andFIG. 4I , thepad oxide 214 over both the P-SONOS region 208 a and the N-SONOS region 208 b is concurrently removed in a tunnel mask etch through the opening formed in the hardmask 466 (step 322). The tunnel mask etch can be accomplished, for example, in a wet clean process using a 10:1 buffered oxide etch (BOE) containing a surfactant. Alternatively, the wet clean process can be performed using a 20:1 BOE wet etch, a 50:1 hydrofluoric (HF) wet etch, a pad etch, or any other similar hydrofluoric-based wet etching chemistry. - Finally, referring to
FIG. 3 andFIG. 4J , thehardmask 264 is substantially entirely stripped or removed (step 324). Thehardmask 264 can be removed using the same process and chemistry previously used to form openings in the hardmask. For example, in embodiments in which thehardmask 264 includes a silicon nitride layer, it can be removed using a standard low pressure nitride etch at a moderate power (about 500 W) in a plasma of a fluorine containing gas, such as CF4, or CHF3, which exhibits good selectivity to silicon oxides, such as the silicon dioxide (SiO2) of thepad oxide 214 remaining over the MOS devices 210 a-210 b in theMOS region 212 and theSTI 202 structures, and to the underlying silicon of the substrate in theSONOS region 208. The silicon nitride can also be removed by a wet etch using Phosphoric acid (H3PO4) at a temperature of about 150° C. to 160C. - The method then continues as provided in
steps 128 through 138 as described above, and a standard or baseline CMOS process flow is performed to substantially complete the front end fabrication of a non-volatile memory including a pair of complementary SONOS devices integrally formed with a number of MOS devices, including at least one pair of CMOS devices. - In an alternative embodiment of either of the methods shown in
FIGS. 1 and 3 , prior to depositing thehardmask 222/264 a well or wells are concurrently implanted for at least one of the number of MOS devices in the MOS region and a well for one of the pair of complementary SONOS devices in the P-SONOS region or the N-SONOS region.FIG. 5 is a block diagram illustrating cross-sectional views of a portion of a memory cell fabricated to include adeep Nwell 270 concurrently formed in the P-SONOS region 208 a and theMOS region 212 in which thecore MOS 210 a is subsequently formed. As noted above, thedeep Nwell 270 can be implanted with Arsenic or Phosphorous at an energy of from about 500 to about 2000 kilo-electron volts (keV), and a dose of from about 5E12/cm2 to about 2E13/cm2 to form a deep Nwell. Furthermore, although the P-SONOS region 208 a is shown as having been relocated to be adjacent to theMOS region 212 in which thecore MOS 210 a is formed and thedeep Nwell 270 is shown as being one contiguous well, it will be understood that this need not be the case in every embodiment, and the wells can concurrently be formed while remaining separate or non-contiguous by appropriate patterning of an implant mask. - Thus, embodiments of methods for fabricating memory cells including embedded or integrally pair of complementary SONOS devices and a number of MOS devices have been described. Although the present disclosure has been described with reference to specific exemplary embodiments, it will be evident that various modifications and changes may be made to these embodiments without departing from the broader spirit and scope of the disclosure. Accordingly, the specification and drawings are to be regarded in an illustrative rather than a restrictive sense.
- The Abstract of the Disclosure is provided to comply with 37 C.F.R. §1.72(b), requiring an abstract that will allow the reader to quickly ascertain the nature of one or more embodiments of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims. In addition, in the foregoing Detailed Description, it can be seen that various features are grouped together in a single embodiment for the purpose of streamlining the disclosure. This method of disclosure is not to be interpreted as reflecting an intention that the claimed embodiments require more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive subject matter lies in less than all features of a single disclosed embodiment. Thus, the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as a separate embodiment.
- Reference in the description to one embodiment or an embodiment means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the circuit or method. The appearances of the phrase one embodiment in various places in the specification do not necessarily all refer to the same embodiment.
Claims (17)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/305,122 US20150171104A1 (en) | 2013-12-12 | 2014-06-16 | Complementary sonos integration into cmos flow |
TW103139545A TW201535486A (en) | 2013-12-12 | 2014-11-14 | Complementary SONOS integration into CMOS flow |
PCT/US2014/066545 WO2015088731A1 (en) | 2013-12-12 | 2014-11-20 | Complementary sonos integration into cmos flow |
CN201480050479.8A CN105531828B (en) | 2013-12-12 | 2014-11-20 | Complementary SONOS integration flow into CMOS |
US15/077,021 US9997528B2 (en) | 2013-12-12 | 2016-03-22 | Complimentary SONOS integration into CMOS flow |
US15/708,008 US10002878B2 (en) | 2013-12-12 | 2017-09-18 | Complementary SONOS integration into CMOS flow |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201361915390P | 2013-12-12 | 2013-12-12 | |
US201461936506P | 2014-02-06 | 2014-02-06 | |
US14/305,122 US20150171104A1 (en) | 2013-12-12 | 2014-06-16 | Complementary sonos integration into cmos flow |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/077,021 Continuation US9997528B2 (en) | 2013-12-12 | 2016-03-22 | Complimentary SONOS integration into CMOS flow |
US15/708,008 Division US10002878B2 (en) | 2013-12-12 | 2017-09-18 | Complementary SONOS integration into CMOS flow |
Publications (1)
Publication Number | Publication Date |
---|---|
US20150171104A1 true US20150171104A1 (en) | 2015-06-18 |
Family
ID=53369470
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/305,122 Abandoned US20150171104A1 (en) | 2013-12-12 | 2014-06-16 | Complementary sonos integration into cmos flow |
US15/077,021 Active US9997528B2 (en) | 2013-12-12 | 2016-03-22 | Complimentary SONOS integration into CMOS flow |
US15/708,008 Active US10002878B2 (en) | 2013-12-12 | 2017-09-18 | Complementary SONOS integration into CMOS flow |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/077,021 Active US9997528B2 (en) | 2013-12-12 | 2016-03-22 | Complimentary SONOS integration into CMOS flow |
US15/708,008 Active US10002878B2 (en) | 2013-12-12 | 2017-09-18 | Complementary SONOS integration into CMOS flow |
Country Status (4)
Country | Link |
---|---|
US (3) | US20150171104A1 (en) |
CN (1) | CN105531828B (en) |
TW (1) | TW201535486A (en) |
WO (1) | WO2015088731A1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180218907A1 (en) * | 2017-01-30 | 2018-08-02 | International Business Machines Corporation | Plasma shallow doping and wet removal of depth control cap |
US20190027486A1 (en) * | 2017-07-18 | 2019-01-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Memory device and method for fabricating the same |
JP2021503177A (en) * | 2017-11-14 | 2021-02-04 | ロンギチュード フラッシュ メモリー ソリューションズ リミテッド | Bias method and prohibited disturbance reduction for word programming in non-volatile memory |
US20210118876A1 (en) * | 2019-10-18 | 2021-04-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | High Voltage Transistor Structures |
WO2023043785A1 (en) * | 2021-09-15 | 2023-03-23 | Infineon Technologies LLC | Method of integrating sonos into hkmg flow |
US11973130B2 (en) | 2020-01-28 | 2024-04-30 | X-Fab France SAS | Method of forming asymmetric differential spacers for optimized MOSFET performance and optimized MOSFET and SONOS co-integration |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9824895B1 (en) | 2016-09-27 | 2017-11-21 | Cypress Semiconductor Corporation | Method of integration of ONO stack formation into thick gate oxide CMOS flow |
US10062573B1 (en) | 2017-06-14 | 2018-08-28 | Cypress Semiconductor Corporation | Embedded SONOS with triple gate oxide and manufacturing method of the same |
US10153039B1 (en) * | 2017-07-05 | 2018-12-11 | Micron Technology, Inc. | Memory cells programmed via multi-mechanism charge transports |
US20190103414A1 (en) | 2017-10-04 | 2019-04-04 | Cypress Semiconductor Corporation | Embedded sonos with a high-k metal gate and manufacturing methods of the same |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6201725B1 (en) * | 1998-12-22 | 2001-03-13 | Oki Semiconductor | Nonvolatile memory cell structure for integration with semiconductor logic devices and method of using same |
US6998309B2 (en) * | 2003-02-24 | 2006-02-14 | Samsung Electronics Co., Ltd. | Method of manufacturing a non-volatile semiconductor memory device |
US7390718B2 (en) * | 2004-02-20 | 2008-06-24 | Tower Semiconductor Ltd. | SONOS embedded memory with CVD dielectric |
US20100149625A1 (en) * | 2008-12-16 | 2010-06-17 | Joshua Lu | Method of Fabricating an Integrated Device |
US7787303B2 (en) * | 2007-09-20 | 2010-08-31 | Cypress Semiconductor Corporation | Programmable CSONOS logic element |
US8067284B1 (en) * | 2007-05-25 | 2011-11-29 | Cypress Semiconductor Corporation | Oxynitride bilayer formed using a precursor inducing a high charge trap density in a top layer of the bilayer |
US8071453B1 (en) * | 2009-04-24 | 2011-12-06 | Cypress Semiconductor Corporation | Method of ONO integration into MOS flow |
US8163660B2 (en) * | 2008-05-15 | 2012-04-24 | Cypress Semiconductor Corporation | SONOS type stacks for nonvolatile change trap memory devices and methods to form the same |
WO2012125656A2 (en) * | 2011-03-14 | 2012-09-20 | Applied Materials, Inc. | Methods for etch of sin films |
US8409950B1 (en) * | 2010-11-08 | 2013-04-02 | Northrop Grumman Systems Corporation | Method for integrating SONOS non-volatile memory into a sub-90 nm standard CMOS foundry process flow |
US20130249010A1 (en) * | 2012-03-20 | 2013-09-26 | Taiwan Semiconductor Manufacturing Company, Ltd., ("Tsmc") | Metal gate semiconductor device |
US8546226B2 (en) * | 2011-07-25 | 2013-10-01 | United Microelectronics Corp. | SONOS non-volatile memory cell and fabricating method thereof |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4628340A (en) * | 1983-02-22 | 1986-12-09 | Tokyo Shibaura Denki Kabushiki Kaisha | CMOS RAM with no latch-up phenomenon |
KR100493061B1 (en) * | 2003-06-20 | 2005-06-02 | 삼성전자주식회사 | Single chip data processing device having embeded nonvolatile memory |
DE102004037089A1 (en) * | 2004-07-30 | 2006-03-16 | Advanced Micro Devices, Inc., Sunnyvale | A technique for making a passivation layer prior to depositing a barrier layer in a copper metallization layer |
US6946349B1 (en) * | 2004-08-09 | 2005-09-20 | Chartered Semiconductor Manufacturing Ltd. | Method for integrating a SONOS gate oxide transistor into a logic/analog integrated circuit having several gate oxide thicknesses |
US7816728B2 (en) | 2005-04-12 | 2010-10-19 | International Business Machines Corporation | Structure and method of fabricating high-density trench-based non-volatile random access SONOS memory cells for SOC applications |
US7598545B2 (en) * | 2005-04-21 | 2009-10-06 | International Business Machines Corporation | Using metal/metal nitride bilayers as gate electrodes in self-aligned aggressively scaled CMOS devices |
US20080150002A1 (en) | 2006-12-22 | 2008-06-26 | Jeong-Mo Hwang | Simultaneous Formation of a Top Oxide Layer in a Silicon-Oxide-Nitride-Oxide-Silicon (SONOS) Transistor and a Gate Oxide in a Metal Oxide Semiconductor (MOS) |
US8093128B2 (en) * | 2007-05-25 | 2012-01-10 | Cypress Semiconductor Corporation | Integration of non-volatile charge trap memory devices and logic CMOS devices |
US7790622B2 (en) * | 2007-07-14 | 2010-09-07 | Samsung Electronics Co., Ltd. | Methods for removing gate sidewall spacers in CMOS semiconductor fabrication processes |
US7848148B2 (en) | 2007-10-18 | 2010-12-07 | Macronix International Co., Ltd. | One-transistor cell semiconductor on insulator random access memory |
US8228726B2 (en) | 2008-12-14 | 2012-07-24 | Chip Memory Technology, Inc. | N-channel SONOS non-volatile memory for embedded in logic |
US7776757B2 (en) * | 2009-01-15 | 2010-08-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating high-k metal gate devices |
US8637916B2 (en) | 2010-04-12 | 2014-01-28 | United Microelectronics Corp. | Semiconductor device with mini SONOS cell |
CN102263131B (en) * | 2010-05-25 | 2013-05-01 | 中国科学院微电子研究所 | Semiconductor device and formation method thereof |
US8685813B2 (en) * | 2012-02-15 | 2014-04-01 | Cypress Semiconductor Corporation | Method of integrating a charge-trapping gate stack into a CMOS flow |
-
2014
- 2014-06-16 US US14/305,122 patent/US20150171104A1/en not_active Abandoned
- 2014-11-14 TW TW103139545A patent/TW201535486A/en unknown
- 2014-11-20 WO PCT/US2014/066545 patent/WO2015088731A1/en active Application Filing
- 2014-11-20 CN CN201480050479.8A patent/CN105531828B/en active Active
-
2016
- 2016-03-22 US US15/077,021 patent/US9997528B2/en active Active
-
2017
- 2017-09-18 US US15/708,008 patent/US10002878B2/en active Active
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6201725B1 (en) * | 1998-12-22 | 2001-03-13 | Oki Semiconductor | Nonvolatile memory cell structure for integration with semiconductor logic devices and method of using same |
US6998309B2 (en) * | 2003-02-24 | 2006-02-14 | Samsung Electronics Co., Ltd. | Method of manufacturing a non-volatile semiconductor memory device |
US7390718B2 (en) * | 2004-02-20 | 2008-06-24 | Tower Semiconductor Ltd. | SONOS embedded memory with CVD dielectric |
US8067284B1 (en) * | 2007-05-25 | 2011-11-29 | Cypress Semiconductor Corporation | Oxynitride bilayer formed using a precursor inducing a high charge trap density in a top layer of the bilayer |
US7787303B2 (en) * | 2007-09-20 | 2010-08-31 | Cypress Semiconductor Corporation | Programmable CSONOS logic element |
US8163660B2 (en) * | 2008-05-15 | 2012-04-24 | Cypress Semiconductor Corporation | SONOS type stacks for nonvolatile change trap memory devices and methods to form the same |
US20100149625A1 (en) * | 2008-12-16 | 2010-06-17 | Joshua Lu | Method of Fabricating an Integrated Device |
US8071453B1 (en) * | 2009-04-24 | 2011-12-06 | Cypress Semiconductor Corporation | Method of ONO integration into MOS flow |
US8409950B1 (en) * | 2010-11-08 | 2013-04-02 | Northrop Grumman Systems Corporation | Method for integrating SONOS non-volatile memory into a sub-90 nm standard CMOS foundry process flow |
WO2012125656A2 (en) * | 2011-03-14 | 2012-09-20 | Applied Materials, Inc. | Methods for etch of sin films |
US8546226B2 (en) * | 2011-07-25 | 2013-10-01 | United Microelectronics Corp. | SONOS non-volatile memory cell and fabricating method thereof |
US20130249010A1 (en) * | 2012-03-20 | 2013-09-26 | Taiwan Semiconductor Manufacturing Company, Ltd., ("Tsmc") | Metal gate semiconductor device |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180218908A1 (en) * | 2017-01-30 | 2018-08-02 | International Business Machines Corporation | Plasma shallow doping and wet removal of depth control cap |
US20180218909A1 (en) * | 2017-01-30 | 2018-08-02 | International Business Machines Corporation | Plasma shallow doping and wet removal of depth control cap |
US10276384B2 (en) * | 2017-01-30 | 2019-04-30 | International Business Machines Corporation | Plasma shallow doping and wet removal of depth control cap |
US20180218907A1 (en) * | 2017-01-30 | 2018-08-02 | International Business Machines Corporation | Plasma shallow doping and wet removal of depth control cap |
US11158647B2 (en) * | 2017-07-18 | 2021-10-26 | Taiwan Semiconductor Manufacturing Co., Ltd. | Memory device |
US20190027486A1 (en) * | 2017-07-18 | 2019-01-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Memory device and method for fabricating the same |
US10510765B2 (en) * | 2017-07-18 | 2019-12-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Memory device and method for fabricating the same |
JP2021503177A (en) * | 2017-11-14 | 2021-02-04 | ロンギチュード フラッシュ メモリー ソリューションズ リミテッド | Bias method and prohibited disturbance reduction for word programming in non-volatile memory |
JP7430138B2 (en) | 2017-11-14 | 2024-02-09 | ロンギチュード フラッシュ メモリー ソリューションズ リミテッド | Biasing method and inhibition disturbance reduction for word programming in non-volatile memory |
US20210118876A1 (en) * | 2019-10-18 | 2021-04-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | High Voltage Transistor Structures |
US11942475B2 (en) * | 2019-10-18 | 2024-03-26 | Taiwan Semiconductor Manufacturing Co., Ltd. | High voltage transistor structure |
US11973130B2 (en) | 2020-01-28 | 2024-04-30 | X-Fab France SAS | Method of forming asymmetric differential spacers for optimized MOSFET performance and optimized MOSFET and SONOS co-integration |
WO2023043785A1 (en) * | 2021-09-15 | 2023-03-23 | Infineon Technologies LLC | Method of integrating sonos into hkmg flow |
Also Published As
Publication number | Publication date |
---|---|
CN105531828A (en) | 2016-04-27 |
CN105531828B (en) | 2019-12-06 |
US10002878B2 (en) | 2018-06-19 |
US20160204120A1 (en) | 2016-07-14 |
WO2015088731A1 (en) | 2015-06-18 |
TW201535486A (en) | 2015-09-16 |
US20180040625A1 (en) | 2018-02-08 |
US9997528B2 (en) | 2018-06-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10784277B2 (en) | Integration of a memory transistor into High-k, metal gate CMOS process flow | |
US10854625B2 (en) | Method of integrating a charge-trapping gate stack into a CMOS flow | |
US10002878B2 (en) | Complementary SONOS integration into CMOS flow | |
US9911613B2 (en) | Method of fabricating a charge-trapping gate stack using a CMOS process flow | |
US9893172B2 (en) | Methods to integrate SONOS into CMOS flow | |
TWI779080B (en) | Embedded sonos with a high-k metal gate and manufacturing methods of the same | |
US10103244B2 (en) | Drain extended MOS transistors with split channel |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PRABHAKAR, VENKATRAMAN;RAMKUMAR, KRISHNASWAMY;KOUZNETSOV, IGOR;REEL/FRAME:033108/0194 Effective date: 20140612 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK Free format text: SECURITY INTEREST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:035240/0429 Effective date: 20150312 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: LONGITUDE FLASH MEMORY SOLUTIONS LTD., IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CYPRESS SEMICONDUCTOR CORPORATION;REEL/FRAME:049086/0803 Effective date: 20190503 |
|
AS | Assignment |
Owner name: SPANSION LLC, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:049109/0573 Effective date: 20190503 Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:049109/0573 Effective date: 20190503 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:058002/0470 Effective date: 20150312 |