US20150070050A1 - Semiconductor integrated circuit device - Google Patents
Semiconductor integrated circuit device Download PDFInfo
- Publication number
- US20150070050A1 US20150070050A1 US14/191,327 US201414191327A US2015070050A1 US 20150070050 A1 US20150070050 A1 US 20150070050A1 US 201414191327 A US201414191327 A US 201414191327A US 2015070050 A1 US2015070050 A1 US 2015070050A1
- Authority
- US
- United States
- Prior art keywords
- power supply
- circuit
- flip
- supply voltage
- flop circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
Definitions
- Embodiments described herein relate generally to a semiconductor integrated circuit device for pipeline processing.
- a semiconductor integrated circuit device for pipeline processing includes flip-flop circuits for receiving data in synchronization with a predetermined clock signal, and a hold buffer circuit between the flip-flop circuits that compensates for hold errors.
- the semiconductor integrated circuit device may be configured with two power sources for supplying power supply voltages to the circuits in a flexible manner in order to improve characteristics of the semiconductor integrated circuit.
- the characteristics of circuits integrated in the semiconductor device change. For example, if switching is performed between the power supply voltages, the delay time of the hold buffer circuit is influenced.
- FIG. 1 is a view illustrating a semiconductor integrated circuit device of a first embodiment.
- FIG. 2 is a view illustrating one embodiment of a flip-flop circuit.
- FIG. 3 is a view illustrating one embodiment of a hold buffer circuit.
- FIG. 4 is a view illustrating one embodiment of a power supply switching circuit.
- Embodiments provide a reliable semiconductor integrated circuit device which does not influence the delay time of a hold buffer circuit even if switching is performed between power supply voltages.
- a semiconductor integrated circuit device includes a first flip-flop circuit configured to receive data in synchronization with a first clock signal, a logic circuit configured to perform a predetermined process on data output from the first flip-flop circuit, a hold buffer circuit configured to delay transmission of an output of the random logic circuit, a second flip-flop circuit configured to receive an output of the hold buffer circuit in synchronization with a second clock signal, and a power supply circuit configured to select a supply of a power supply voltage to the first flip-flop circuit, the logic circuit, and the second flip-flop circuit between a first power supply voltage and a second power supply voltage higher than the first power supply voltage.
- a power supply voltage supplied to the hold buffer circuit remains the same even when the power supply voltage supplied to the first flip-flop circuit, the logic circuit, and the second flip-flop circuit changes between the first and second power supply voltages.
- FIG. 1 is a view illustrating a semiconductor integrated circuit device of a first embodiment.
- Data D is supplied to a data input terminal 1 . Thereafter, the data D is supplied to a flip-flop circuit 3 through a data transmission line 15 .
- a clock signal CK is supplied to a clock signal input terminal 2 . Thereafter, the clock signal CK is transmitted through a clock signal transmission line 14 , and is supplied to a clock signal output terminal 8 .
- the flip-flop circuit 3 receives the data D in synchronization with the clock signal CK which is supplied through the clock signal transmission line 14 , and supplies the data D to a random logic circuit 4 of the next stage through a data transmission line 16 .
- the random logic circuit 4 is a circuit designed using operators such as an adder, combinational circuits thereof, and so on to implement a desired function, and performs a predetermined process on the supplied data D.
- FIG. 1 shows a configuration corresponding to one bit of the data D.
- a semiconductor integrated circuit device employs configurations identical to the configuration of FIG. 1 that are connected in parallel; however, a description of such a semiconductor integrated circuit device is omitted.
- the output of the random logic circuit 4 is supplied to a hold buffer circuit 5 through a data transmission line 17 .
- the output of the hold buffer circuit 5 is supplied to a flip-flop circuit 6 through a data transmission line 18 .
- the hold buffer circuit 5 is a delay circuit for introducing a predetermined delay. The delay time of the hold buffer circuit 5 is appropriately set such that the flip-flop circuit 6 surely receives the output processed by the random logic circuit 4 in synchronization with the next cycle of the clock signal CK after the cycle in which the flip-flop circuit 3 received the data D, that is, such that the flip-flop circuit 6 does not generate a hold error.
- the flip-flop circuit 6 receives the output of the hold buffer circuit 5 in synchronization with the clock signal CK, and supplies the received output to a data output terminal 7 through a data transmission line 19 .
- a random logic circuit (not shown) or the like for receiving the output of the data output terminal 7 or the like may be provided similarly; however, a description thereof is omitted.
- a power supply switching circuit 9 includes a first power supply terminal 10 for receiving a first power supply voltage VDDL, and a second power supply terminal 11 for receiving a second power supply voltage VDDH.
- the second power supply voltage VDDH is set to a voltage higher than the first power supply voltage VDDL.
- the first power supply voltage VDDL may be set to 1.2 V
- the second power supply voltage VDDH may be set to 1.5 V.
- the power supply switching circuit 9 switches between the first power supply voltage VDDL and the second power supply voltage VDDH, in response to a switching signal Sel so as to supply the first power supply voltage VDDL or the second power supply voltage VDDH as a power supply voltage VDD to a first power supply line 12 .
- a second power supply line 13 receives the first power supply voltage VDDL as a fixed voltage.
- the semiconductor integrated circuit device includes the hold buffer circuit 5 , and is designed, for example, to be operated under a condition in a case where the first power supply voltage VDDL is applied as the power supply voltage VDD.
- the flip-flop circuit 3 , the random logic circuit 4 , and the flip-flop circuit 6 are biased by a voltage that is applied to the first power supply line 12 .
- the hold buffer circuit 5 is biased by the first power supply voltage VDDL. That is, the hold buffer circuit 5 is biased by the first power supply voltage VDDL even when the power supply voltage VDD to be supplied to other circuits is switched to the second power supply voltage VDDH by the power supply switching circuit 9 .
- a bias state of the hold buffer circuit 5 is maintained from when the delay time of the hold buffer circuit 5 was set, thereby preventing the delay time of the hold buffer circuit 5 from changing due to switching of the power supply voltage.
- the first power supply voltage VDDL used at the stage of setting the delay time is continuously supplied to the hold buffer circuit 5 .
- the delay time of the hold buffer circuit 5 does not change, and thus it is possible to avoid occurrence of a hold error. Therefore, it is possible to provide a reliable semiconductor integrated circuit device.
- FIG. 2 is a view illustrating an embodiment of a flip-flop circuit which is used in the semiconductor integrated circuit device of the embodiment of FIG. 1 .
- the flip-flop circuit 3 includes clocked inverters 41 and 42 of two stages, and a latch circuit 43 .
- the clocked inverter 41 includes a PMOS transistor 32 which has a gate electrode connected to an input terminal 30 and a source electrode connected to the first power supply line 12 .
- the drain electrode of the PMOS transistor 32 is connected to the source electrode of a PMOS transistor 33 .
- the drain electrode of the PMOS transistor 33 is connected to an output node 34 .
- the output node 34 is connected to the drain electrode of an NMOS transistor 35 .
- the source electrode of the NMOS transistor 35 is connected to the drain electrode of an NMOS transistor 36 .
- the source electrode of the NMOS transistor 36 is grounded.
- the gate electrode of the NMOS transistor 36 is connected to the input terminal 30 .
- the data D is supplied.
- the clock signal CK is supplied.
- the inverted signal CK (hereinafter, referred to as /CK) of the clock signal CK is supplied.
- the clocked inverter 42 includes a PMOS transistor 37 which has a gate electrode connected to the output node 34 of the clocked inverter 41 and a source electrode connected to the first power supply line 12 .
- the drain electrode of the PMOS transistor 37 is connected to the source electrode of a PMOS transistor 38 .
- the drain electrode of the PMOS transistor 38 is connected to an output terminal 31 .
- the output terminal 31 is connected to the drain electrode of an NMOS transistor 39 .
- the source electrode of the NMOS transistor 39 is connected to the drain electrode of an NMOS transistor 40 .
- the source electrode of the NMOS transistor 40 is grounded.
- the gate electrode of the NMOS transistor 40 is connected to the output node 34 of the clocked inverter 41 .
- To the gate electrode of the PMOS transistor 38 the inverted signal /CK of the clock signal CK is supplied.
- To the gate electrode of the NMOS transistor 39 the clock signal CK is supplied.
- the latch circuit 43 includes inverters 44 and 45 of two stages connected in series.
- the input end of the inverter 44 is connected to the output terminal 31
- the output end of the inverter 44 is connected to the input end of the inverter 45 .
- the output end of the inverter 45 is connected to the input end of the inverter 44 and the output terminal 31 .
- the clocked inverter 41 When the clock signal CK is at a low level, the PMOS transistor 33 and NMOS transistor 35 of the clocked inverter 41 are in ON states, and thus the clocked inverter 41 can receive the data D. Therefore, the data D is inverted, and is supplied to the output end 34 .
- the flip-flop circuit supplies the data D to the output terminal 31 in synchronization with a rising of the clock signal CK.
- the data D supplied to the output terminal 31 is supplied to the random logic circuit 4 of the next stage through the data transmission line 16 .
- FIG. 3 is a view illustrating one embodiment of the hold buffer circuit 5 which is used in the semiconductor integrated circuit device of the embodiment of FIG. 1 .
- the hold buffer circuit 5 includes inverter circuits 52 to 55 of four stages connected in series. Each of the inverter circuits 52 to 55 of the four stages is biased by the first power supply voltage VDDL supplied to the second power supply line 13 . The low potential side of each of the inverter circuits 52 to 55 of the four stages is grounded through a power supply line 56 .
- the hold buffer circuit 5 delays a signal supplied to an input terminal 50 by a predetermined time, and then supplies the delayed signal to an output terminal 51 . The signal supplied to the output terminal 51 is supplied to the flip-flop circuit 6 of the next stage through the data transmission line 18 .
- the number of stages of inverter circuits in the hold buffer circuit 5 is set according to a set value of a delay time which is required in the hold buffer circuit 5 .
- the delay time is set such that the output of the random logic circuit 4 is supplied to the flip-flop circuit 6 of the next stage at a predetermined timing.
- the hold buffer circuit 5 is designed, for example, under a condition in which the first power supply voltage VDDL is applied as the power supply voltage, and the delay time is set.
- FIG. 4 is a view illustrating one embodiment of the power supply switching circuit 9 which is used in the semiconductor integrated circuit device of the embodiment of FIG. 1 .
- the power supply switching circuit 9 includes a PMOS transistor 91 whose source electrode is connected to the second power supply terminal 11 to which the second power supply voltage VDDH is applied. To the gate electrode of the PMOS transistor 91 , the switching signal Sel is supplied. The drain electrode of the PMOS transistor 91 is connected to the first power supply line 12 .
- the power supply switching circuit 9 includes a PMOS transistor 92 whose source electrode is connected to the first power supply terminal 10 to which the first power supply voltage VDDL is applied.
- the inverted signal Sel (hereinafter, referred to as /Sel) of the switching signal Sel is supplied.
- the drain electrode of the PMOS transistor 92 is connected to the first power supply line 12 .
- the first power supply terminal 10 to which the first power supply voltage VDDL is applied is connected to the second power supply line 13 .
- the switching signal Sel When the switching signal Sel is at a low level, the PMOS transistor 91 is in an ON state, and thus the second power supply voltage VDDH is supplied to the first power supply line 12 . Therefore, the flip-flop circuit 3 , the random logic circuit 4 , and the flip-flop circuit 6 are biased by the second power supply voltage VDDH. If the switching signal Sel becomes a high level, the PMOS transistor 92 receiving the inverted signal /Sel of the switching signal Sel is turned on, and thus the first power supply voltage VDDL is supplied to the first power supply line 12 . In this way, the power supply voltage switched according to the switching signal Sel is supplied to the first power supply line 12 .
- the first power supply voltage VDDL is supplied as a fixed voltage, without being affected by the power supply switching circuit 9 .
- a change of the delay time of the hold buffer circuit 5 according to switching of the power supply voltage can be prevented.
- the semiconductor integrated circuit device is configured such that the second power supply voltage VDDH is supplied to the hold buffer circuit 5 .
- a change of the delay time of the hold buffer circuit 5 according to switching of the power supply voltage, and thus the occurrence of a hold error, can be prevented.
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
- This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2013-185335, filed Sep. 6, 2013, the entire contents of which are incorporated herein by reference.
- Embodiments described herein relate generally to a semiconductor integrated circuit device for pipeline processing.
- A semiconductor integrated circuit device for pipeline processing includes flip-flop circuits for receiving data in synchronization with a predetermined clock signal, and a hold buffer circuit between the flip-flop circuits that compensates for hold errors. The semiconductor integrated circuit device may be configured with two power sources for supplying power supply voltages to the circuits in a flexible manner in order to improve characteristics of the semiconductor integrated circuit.
- However, if switching is performed between the power supply voltages, the characteristics of circuits integrated in the semiconductor device change. For example, if switching is performed between the power supply voltages, the delay time of the hold buffer circuit is influenced.
-
FIG. 1 is a view illustrating a semiconductor integrated circuit device of a first embodiment. -
FIG. 2 is a view illustrating one embodiment of a flip-flop circuit. -
FIG. 3 is a view illustrating one embodiment of a hold buffer circuit. -
FIG. 4 is a view illustrating one embodiment of a power supply switching circuit. - Embodiments provide a reliable semiconductor integrated circuit device which does not influence the delay time of a hold buffer circuit even if switching is performed between power supply voltages.
- In general, according to one embodiment, a semiconductor integrated circuit device includes a first flip-flop circuit configured to receive data in synchronization with a first clock signal, a logic circuit configured to perform a predetermined process on data output from the first flip-flop circuit, a hold buffer circuit configured to delay transmission of an output of the random logic circuit, a second flip-flop circuit configured to receive an output of the hold buffer circuit in synchronization with a second clock signal, and a power supply circuit configured to select a supply of a power supply voltage to the first flip-flop circuit, the logic circuit, and the second flip-flop circuit between a first power supply voltage and a second power supply voltage higher than the first power supply voltage. A power supply voltage supplied to the hold buffer circuit remains the same even when the power supply voltage supplied to the first flip-flop circuit, the logic circuit, and the second flip-flop circuit changes between the first and second power supply voltages.
- Hereinafter, with reference to the accompanying drawings, semiconductor integrated circuit devices according to embodiments will be described in detail. However, the present exemplary embodiment is not limited by the embodiments.
-
FIG. 1 is a view illustrating a semiconductor integrated circuit device of a first embodiment. Data D is supplied to adata input terminal 1. Thereafter, the data D is supplied to a flip-flop circuit 3 through adata transmission line 15. A clock signal CK is supplied to a clocksignal input terminal 2. Thereafter, the clock signal CK is transmitted through a clocksignal transmission line 14, and is supplied to a clocksignal output terminal 8. The flip-flop circuit 3 receives the data D in synchronization with the clock signal CK which is supplied through the clocksignal transmission line 14, and supplies the data D to arandom logic circuit 4 of the next stage through adata transmission line 16. Therandom logic circuit 4 is a circuit designed using operators such as an adder, combinational circuits thereof, and so on to implement a desired function, and performs a predetermined process on the supplied data D. Also,FIG. 1 shows a configuration corresponding to one bit of the data D. In the case of multiple bits, a semiconductor integrated circuit device employs configurations identical to the configuration ofFIG. 1 that are connected in parallel; however, a description of such a semiconductor integrated circuit device is omitted. - The output of the
random logic circuit 4 is supplied to ahold buffer circuit 5 through adata transmission line 17. The output of thehold buffer circuit 5 is supplied to a flip-flop circuit 6 through adata transmission line 18. Thehold buffer circuit 5 is a delay circuit for introducing a predetermined delay. The delay time of thehold buffer circuit 5 is appropriately set such that the flip-flop circuit 6 surely receives the output processed by therandom logic circuit 4 in synchronization with the next cycle of the clock signal CK after the cycle in which the flip-flop circuit 3 received the data D, that is, such that the flip-flop circuit 6 does not generate a hold error. - The flip-
flop circuit 6 receives the output of thehold buffer circuit 5 in synchronization with the clock signal CK, and supplies the received output to a data output terminal 7 through adata transmission line 19. At the next stage of the data output terminal 7, a random logic circuit (not shown) or the like for receiving the output of the data output terminal 7 or the like may be provided similarly; however, a description thereof is omitted. - A power
supply switching circuit 9 includes a firstpower supply terminal 10 for receiving a first power supply voltage VDDL, and a secondpower supply terminal 11 for receiving a second power supply voltage VDDH. The second power supply voltage VDDH is set to a voltage higher than the first power supply voltage VDDL. For example, the first power supply voltage VDDL may be set to 1.2 V, and the second power supply voltage VDDH may be set to 1.5 V. The powersupply switching circuit 9 switches between the first power supply voltage VDDL and the second power supply voltage VDDH, in response to a switching signal Sel so as to supply the first power supply voltage VDDL or the second power supply voltage VDDH as a power supply voltage VDD to a firstpower supply line 12. If the power supply voltage VDD is increased, it is possible to improve, for example, the drive capabilities of circuits integrated in the semiconductor integrated circuit device. A secondpower supply line 13 receives the first power supply voltage VDDL as a fixed voltage. The semiconductor integrated circuit device includes thehold buffer circuit 5, and is designed, for example, to be operated under a condition in a case where the first power supply voltage VDDL is applied as the power supply voltage VDD. - The flip-
flop circuit 3, therandom logic circuit 4, and the flip-flop circuit 6 are biased by a voltage that is applied to the firstpower supply line 12. Thehold buffer circuit 5 is biased by the first power supply voltage VDDL. That is, thehold buffer circuit 5 is biased by the first power supply voltage VDDL even when the power supply voltage VDD to be supplied to other circuits is switched to the second power supply voltage VDDH by the powersupply switching circuit 9. Through this configuration, a bias state of thehold buffer circuit 5 is maintained from when the delay time of thehold buffer circuit 5 was set, thereby preventing the delay time of thehold buffer circuit 5 from changing due to switching of the power supply voltage. - According to the first embodiment, even if the power supply voltage is switched, the first power supply voltage VDDL used at the stage of setting the delay time is continuously supplied to the
hold buffer circuit 5. As a result, the delay time of thehold buffer circuit 5 does not change, and thus it is possible to avoid occurrence of a hold error. Therefore, it is possible to provide a reliable semiconductor integrated circuit device. -
FIG. 2 is a view illustrating an embodiment of a flip-flop circuit which is used in the semiconductor integrated circuit device of the embodiment ofFIG. 1 . One embodiment of the flip-flop circuit 3 is shown as a representative. The flip-flop circuit 3 includes clockedinverters latch circuit 43. Theclocked inverter 41 includes aPMOS transistor 32 which has a gate electrode connected to aninput terminal 30 and a source electrode connected to the firstpower supply line 12. The drain electrode of thePMOS transistor 32 is connected to the source electrode of aPMOS transistor 33. The drain electrode of thePMOS transistor 33 is connected to anoutput node 34. Theoutput node 34 is connected to the drain electrode of anNMOS transistor 35. The source electrode of theNMOS transistor 35 is connected to the drain electrode of anNMOS transistor 36. The source electrode of theNMOS transistor 36 is grounded. The gate electrode of theNMOS transistor 36 is connected to theinput terminal 30. To theinput terminal 30, the data D is supplied. To the gate electrode of thePMOS transistor 33, the clock signal CK is supplied. To the gate electrode of theNMOS transistor 35, the inverted signalCK (hereinafter, referred to as /CK) of the clock signal CK is supplied. - The
clocked inverter 42 includes aPMOS transistor 37 which has a gate electrode connected to theoutput node 34 of theclocked inverter 41 and a source electrode connected to the firstpower supply line 12. The drain electrode of thePMOS transistor 37 is connected to the source electrode of aPMOS transistor 38. The drain electrode of thePMOS transistor 38 is connected to anoutput terminal 31. Theoutput terminal 31 is connected to the drain electrode of anNMOS transistor 39. The source electrode of theNMOS transistor 39 is connected to the drain electrode of anNMOS transistor 40. The source electrode of theNMOS transistor 40 is grounded. The gate electrode of theNMOS transistor 40 is connected to theoutput node 34 of the clockedinverter 41. To the gate electrode of thePMOS transistor 38, the inverted signal /CK of the clock signal CK is supplied. To the gate electrode of theNMOS transistor 39, the clock signal CK is supplied. - The
latch circuit 43 includesinverters inverter 44 is connected to theoutput terminal 31, and the output end of theinverter 44 is connected to the input end of theinverter 45. The output end of theinverter 45 is connected to the input end of theinverter 44 and theoutput terminal 31. - When the clock signal CK is at a low level, the
PMOS transistor 33 andNMOS transistor 35 of the clockedinverter 41 are in ON states, and thus the clockedinverter 41 can receive the data D. Therefore, the data D is inverted, and is supplied to theoutput end 34. - When the clock signal CK is at a high level, the
PMOS transistor 38 andNMOS transistor 39 of the clockedinverter 42 are in ON states, and thus can receive the output of the clockedinverter 41. Therefore, the output of the clockedinverter 41 is inverted, and is supplied to theoutput terminal 31. The output supplied to theoutput terminal 31 is held by thelatch circuit 43. By this operation, the flip-flop circuit supplies the data D to theoutput terminal 31 in synchronization with a rising of the clock signal CK. The data D supplied to theoutput terminal 31 is supplied to therandom logic circuit 4 of the next stage through thedata transmission line 16. -
FIG. 3 is a view illustrating one embodiment of thehold buffer circuit 5 which is used in the semiconductor integrated circuit device of the embodiment ofFIG. 1 . Thehold buffer circuit 5 includesinverter circuits 52 to 55 of four stages connected in series. Each of theinverter circuits 52 to 55 of the four stages is biased by the first power supply voltage VDDL supplied to the secondpower supply line 13. The low potential side of each of theinverter circuits 52 to 55 of the four stages is grounded through apower supply line 56. Thehold buffer circuit 5 delays a signal supplied to aninput terminal 50 by a predetermined time, and then supplies the delayed signal to anoutput terminal 51. The signal supplied to theoutput terminal 51 is supplied to the flip-flop circuit 6 of the next stage through thedata transmission line 18. - The number of stages of inverter circuits in the
hold buffer circuit 5 is set according to a set value of a delay time which is required in thehold buffer circuit 5. The delay time is set such that the output of therandom logic circuit 4 is supplied to the flip-flop circuit 6 of the next stage at a predetermined timing. Thehold buffer circuit 5 is designed, for example, under a condition in which the first power supply voltage VDDL is applied as the power supply voltage, and the delay time is set. -
FIG. 4 is a view illustrating one embodiment of the powersupply switching circuit 9 which is used in the semiconductor integrated circuit device of the embodiment ofFIG. 1 . The powersupply switching circuit 9 includes aPMOS transistor 91 whose source electrode is connected to the secondpower supply terminal 11 to which the second power supply voltage VDDH is applied. To the gate electrode of thePMOS transistor 91, the switching signal Sel is supplied. The drain electrode of thePMOS transistor 91 is connected to the firstpower supply line 12. The powersupply switching circuit 9 includes aPMOS transistor 92 whose source electrode is connected to the firstpower supply terminal 10 to which the first power supply voltage VDDL is applied. To the gate electrode of thePMOS transistor 92, the inverted signalSel (hereinafter, referred to as /Sel) of the switching signal Sel is supplied. The drain electrode of thePMOS transistor 92 is connected to the firstpower supply line 12. The firstpower supply terminal 10 to which the first power supply voltage VDDL is applied is connected to the secondpower supply line 13. - When the switching signal Sel is at a low level, the
PMOS transistor 91 is in an ON state, and thus the second power supply voltage VDDH is supplied to the firstpower supply line 12. Therefore, the flip-flop circuit 3, therandom logic circuit 4, and the flip-flop circuit 6 are biased by the second power supply voltage VDDH. If the switching signal Sel becomes a high level, thePMOS transistor 92 receiving the inverted signal /Sel of the switching signal Sel is turned on, and thus the first power supply voltage VDDL is supplied to the firstpower supply line 12. In this way, the power supply voltage switched according to the switching signal Sel is supplied to the firstpower supply line 12. To the secondpower supply line 13 to which the power supply voltage to bias thehold buffer circuit 5 is applied, the first power supply voltage VDDL is supplied as a fixed voltage, without being affected by the powersupply switching circuit 9. As a result, a change of the delay time of thehold buffer circuit 5 according to switching of the power supply voltage can be prevented. - It is also possible to set the delay time of the
hold buffer circuit 5 under a condition of the second power supply voltage VDDH. In this case, the semiconductor integrated circuit device is configured such that the second power supply voltage VDDH is supplied to thehold buffer circuit 5. As a result, a change of the delay time of thehold buffer circuit 5 according to switching of the power supply voltage, and thus the occurrence of a hold error, can be prevented. - While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013185335A JP5881655B2 (en) | 2013-09-06 | 2013-09-06 | Semiconductor integrated circuit device |
JP2013-185335 | 2013-09-06 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150070050A1 true US20150070050A1 (en) | 2015-03-12 |
US8994405B1 US8994405B1 (en) | 2015-03-31 |
Family
ID=52625001
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/191,327 Expired - Fee Related US8994405B1 (en) | 2013-09-06 | 2014-02-26 | Semiconductor integrated circuit device |
Country Status (2)
Country | Link |
---|---|
US (1) | US8994405B1 (en) |
JP (1) | JP5881655B2 (en) |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5691652A (en) * | 1996-02-20 | 1997-11-25 | Hewlett-Packard Co. | Completion detection as a means for improving alpha soft-error resistance |
US5850150A (en) * | 1996-05-01 | 1998-12-15 | Sun Microsystems, Inc. | Final stage clock buffer in a clock distribution network |
US6204695B1 (en) * | 1999-06-18 | 2001-03-20 | Xilinx, Inc. | Clock-gating circuit for reducing power consumption |
US20020023253A1 (en) * | 1998-09-30 | 2002-02-21 | Ronald Pasqualini | Zero hold time circuit for high speed bus applications |
US20020056069A1 (en) * | 2000-10-19 | 2002-05-09 | Seiko Epson Corporation | Clock generation circuit, data transfer control device, and electronic instrument |
US20020178427A1 (en) * | 2001-05-25 | 2002-11-28 | Cheng-Liang Ding | Method for improving timing behavior in a hardware logic emulation system |
US20040012412A1 (en) * | 2002-07-19 | 2004-01-22 | Nec Electronics Corporation | Buffer circuit, buffer tree, and semiconductor device |
US6734703B1 (en) * | 2002-07-19 | 2004-05-11 | Xilinx, Inc. | Circuits and methods for analyzing timing characteristics of sequential logic elements |
US6906554B1 (en) * | 2003-12-16 | 2005-06-14 | Faraday Technology Corp. | Pipeline-based circuit with a postponed clock-gating mechanism for reducing power consumption and related driving method thereof |
US20080231313A1 (en) * | 2007-03-19 | 2008-09-25 | Nec Electronics Corporation | Semiconductor device |
US20090134912A1 (en) * | 2007-11-23 | 2009-05-28 | Lsi Corporation | Adjustable hold flip flop and method for adjusting hold requirements |
US8390329B1 (en) * | 2011-12-12 | 2013-03-05 | Texas Instruments Incorporated | Method and apparatus to compensate for hold violations |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3553010B2 (en) | 2000-11-01 | 2004-08-11 | 松下電器産業株式会社 | Semiconductor integrated circuit design method |
JP4953716B2 (en) * | 2006-07-25 | 2012-06-13 | パナソニック株式会社 | Semiconductor integrated circuit and related technology |
JP2008235440A (en) | 2007-03-19 | 2008-10-02 | Matsushita Electric Ind Co Ltd | Voltage control method and voltage controller |
JP5148434B2 (en) * | 2008-09-22 | 2013-02-20 | ルネサスエレクトロニクス株式会社 | Hold time error convergence method, convergence apparatus, and convergence program |
JP2011124387A (en) | 2009-12-10 | 2011-06-23 | Sony Corp | Circuit device and semiconductor integrated circuit |
JP5609364B2 (en) * | 2010-07-22 | 2014-10-22 | 富士通株式会社 | Integrated circuit design apparatus, integrated circuit design method, and integrated circuit design program |
JP2012137890A (en) * | 2010-12-24 | 2012-07-19 | Renesas Electronics Corp | Integrated-circuit layout design method, layout design device and design program |
-
2013
- 2013-09-06 JP JP2013185335A patent/JP5881655B2/en not_active Expired - Fee Related
-
2014
- 2014-02-26 US US14/191,327 patent/US8994405B1/en not_active Expired - Fee Related
Patent Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5691652A (en) * | 1996-02-20 | 1997-11-25 | Hewlett-Packard Co. | Completion detection as a means for improving alpha soft-error resistance |
US5850150A (en) * | 1996-05-01 | 1998-12-15 | Sun Microsystems, Inc. | Final stage clock buffer in a clock distribution network |
US20020023253A1 (en) * | 1998-09-30 | 2002-02-21 | Ronald Pasqualini | Zero hold time circuit for high speed bus applications |
US6397374B1 (en) * | 1998-09-30 | 2002-05-28 | National Semiconductor Corporation | Zero hold time circuit for high speed bus applications |
US6204695B1 (en) * | 1999-06-18 | 2001-03-20 | Xilinx, Inc. | Clock-gating circuit for reducing power consumption |
US20020056069A1 (en) * | 2000-10-19 | 2002-05-09 | Seiko Epson Corporation | Clock generation circuit, data transfer control device, and electronic instrument |
US20020178427A1 (en) * | 2001-05-25 | 2002-11-28 | Cheng-Liang Ding | Method for improving timing behavior in a hardware logic emulation system |
US6734703B1 (en) * | 2002-07-19 | 2004-05-11 | Xilinx, Inc. | Circuits and methods for analyzing timing characteristics of sequential logic elements |
US20040012412A1 (en) * | 2002-07-19 | 2004-01-22 | Nec Electronics Corporation | Buffer circuit, buffer tree, and semiconductor device |
US20050168243A1 (en) * | 2002-07-19 | 2005-08-04 | Hiroyuki Takahashi | Buffer circuit, buffer tree, and semiconductor device |
US6933750B2 (en) * | 2002-07-19 | 2005-08-23 | Nec Electronics Corporation | Buffer circuit, buffer tree, and semiconductor device |
US7764085B2 (en) * | 2002-07-19 | 2010-07-27 | Nec Electronics Corporation | Buffer circuit, buffer tree, and semiconductor device |
US6906554B1 (en) * | 2003-12-16 | 2005-06-14 | Faraday Technology Corp. | Pipeline-based circuit with a postponed clock-gating mechanism for reducing power consumption and related driving method thereof |
US20050127946A1 (en) * | 2003-12-16 | 2005-06-16 | Chung-Hui Chen | Pipeline-based circuit with a postponed clock-gating mechanism for reducing power consumption and related driving method thereof |
US20080231313A1 (en) * | 2007-03-19 | 2008-09-25 | Nec Electronics Corporation | Semiconductor device |
US20090134912A1 (en) * | 2007-11-23 | 2009-05-28 | Lsi Corporation | Adjustable hold flip flop and method for adjusting hold requirements |
US8390329B1 (en) * | 2011-12-12 | 2013-03-05 | Texas Instruments Incorporated | Method and apparatus to compensate for hold violations |
Also Published As
Publication number | Publication date |
---|---|
US8994405B1 (en) | 2015-03-31 |
JP5881655B2 (en) | 2016-03-09 |
JP2015053602A (en) | 2015-03-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8294502B2 (en) | Delay circuitry | |
JP5058503B2 (en) | Electronic circuit provided with scan test circuit, integrated circuit, and power consumption reduction method used in integrated circuit | |
US7525341B1 (en) | Time-balanced multiplexer switching methods and apparatus | |
US20150358004A1 (en) | D-type flip-flop and clock generating circuit | |
US9081061B1 (en) | Scan flip-flop | |
US9099998B2 (en) | Positive edge preset reset flip-flop with dual-port slave latch | |
US9374093B2 (en) | Capacitively coupled input buffer | |
US9742383B2 (en) | Semiconductor integrated circuit | |
US11201610B2 (en) | Selectable delay buffers and logic cells for dynamic voltage scaling in ultra low voltage designs | |
US11855628B2 (en) | Power domain change circuit and operating method thereof | |
US10436836B2 (en) | Unbalanced multiplexer and scan flip-flops applying the same | |
US8994405B1 (en) | Semiconductor integrated circuit device | |
US9007111B2 (en) | Negative edge reset flip-flop with dual-port slave latch | |
US9385693B2 (en) | Flip-flop circuit and semiconductor apparatus using the same | |
JP2016201623A (en) | Flip-flop circuit and semiconductor integrated circuit device | |
US9515665B1 (en) | Selector circuit, equalizer circuit, and semiconductor integrated circuit | |
US7719342B2 (en) | Input latch circuit having fuses for adjusting a setup and hold time | |
US8942332B2 (en) | System and method for data serialization and inter symbol interference reduction | |
US8040159B1 (en) | Comparator with jitter mitigation | |
US20160126939A1 (en) | Synchroniser flip-flop | |
US20110181333A1 (en) | Stacked transistor delay circuit and method of operation | |
US7764100B2 (en) | DFLOP circuit for an externally asynchronous-internally clocked system | |
TW201725871A (en) | System and techniques for repeating differential signals | |
KR20120000902A (en) | Integrated circuit having scan path | |
JP2008283299A (en) | Data control circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUZUKI, AZUMA;HARA, HIROYUKI;REEL/FRAME:032307/0346 Effective date: 20140224 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20190331 |