US20150021757A1 - Systems and Methods for Reducing Contact Resistivity of Semiconductor Devices - Google Patents
Systems and Methods for Reducing Contact Resistivity of Semiconductor Devices Download PDFInfo
- Publication number
- US20150021757A1 US20150021757A1 US13/945,422 US201313945422A US2015021757A1 US 20150021757 A1 US20150021757 A1 US 20150021757A1 US 201313945422 A US201313945422 A US 201313945422A US 2015021757 A1 US2015021757 A1 US 2015021757A1
- Authority
- US
- United States
- Prior art keywords
- layer
- dielectric layers
- semiconductor device
- device structure
- dielectric
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 85
- 238000000034 method Methods 0.000 title claims abstract description 23
- 239000000758 substrate Substances 0.000 claims abstract description 39
- 239000000463 material Substances 0.000 claims abstract description 19
- 239000007789 gas Substances 0.000 claims description 24
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 17
- 239000001301 oxygen Substances 0.000 claims description 17
- 229910052760 oxygen Inorganic materials 0.000 claims description 17
- 229910052751 metal Inorganic materials 0.000 claims description 12
- 239000002184 metal Substances 0.000 claims description 12
- 238000000137 annealing Methods 0.000 claims description 11
- 238000010884 ion-beam technique Methods 0.000 claims description 6
- 230000005669 field effect Effects 0.000 claims description 3
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical class O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 claims 2
- 229910044991 metal oxide Inorganic materials 0.000 claims 1
- 150000004706 metal oxides Chemical class 0.000 claims 1
- 239000010410 layer Substances 0.000 description 173
- 238000010586 diagram Methods 0.000 description 14
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 10
- 239000012212 insulator Substances 0.000 description 8
- 150000002500 ions Chemical class 0.000 description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 239000010936 titanium Substances 0.000 description 5
- 125000004429 atom Chemical group 0.000 description 4
- 230000004888 barrier function Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 238000000231 atomic layer deposition Methods 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 229910052681 coesite Inorganic materials 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 229910052906 cristobalite Inorganic materials 0.000 description 3
- 239000003292 glue Substances 0.000 description 3
- 125000004430 oxygen atom Chemical group O* 0.000 description 3
- 238000005240 physical vapour deposition Methods 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 229910052682 stishovite Inorganic materials 0.000 description 3
- 229910052905 tridymite Inorganic materials 0.000 description 3
- 229910003087 TiOx Inorganic materials 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- HLLICFJUWSZHRJ-UHFFFAOYSA-N tioxidazole Chemical compound CCCOC1=CC=C2N=C(NC(=O)OC)SC2=C1 HLLICFJUWSZHRJ-UHFFFAOYSA-N 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000012512 characterization method Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 238000001802 infusion Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 238000004151 rapid thermal annealing Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76831—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
- H01L21/02323—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of oxygen
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
- H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28575—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising AIIIBV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
- H01L21/76825—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by exposing the layer to particle radiation, e.g. ion implantation, irradiation with UV light or electrons etc.
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
- H01L21/76828—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. thermal treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/452—Ohmic electrodes on AIII-BV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/456—Ohmic electrodes on silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the technology described in this patent document relates generally to semiconductor devices and more particularly to fabrication and characterization of semiconductor devices.
- Integrated circuits are often implemented by using a plurality of interconnected semiconductor devices, such as field effect transistors (FETs). More and more semiconductor devices are incorporated on a single IC chip with the development of the device fabrication technology, and thus the size of each device on the IC chip and the spacing between the devices (i.e., feature size) continue to decrease.
- the individual devices of the ICs such as FETs and other passive and active circuit elements, are usually interconnected by metal or other conductors to implement desired circuit functions.
- a small contact resistance is associated with each contact between the conductor and the circuit element. As the feature size continues to decrease, the contact resistance associated with an individual circuit element often increases and becomes more important with respect to the total circuit resistance. In many circumstances, reducing the contact resistance of the devices may boost the performance of the ICs.
- Gas cluster ion beam is often used in processing semiconductor devices.
- gas phase atomic clusters containing thousands of atoms/molecules e.g., O 2 , SiH 4
- the ions accelerated to impact a substrate surface.
- a large amount of ions interact nearly simultaneously with the substrate atoms/molecules. Consequently, a large amount of energy is received in a relatively small volume near the substrate surface, which leads to extreme chemical and physical reactions at the substrate surface.
- individual ions in GCIB have low energy (e.g., a few eV) and thus, few ions can penetrate deeply into the substrate.
- a pico-second temperature/pressure spike and thus infusion effects may occur within a distance of 2-20 nm from the substrate surface upon the impact of the ions in GCIB, while the bulk of the substrate remains at room temperature.
- a substrate including a semiconductor region is provided.
- One or more dielectric layers are formed on the semiconductor region, the one or more dielectric layers including an element.
- a gaseous material is applied on the one or more dielectric layers to change a concentration of the element in the one or more dielectric layers.
- a contact layer is formed on the one or more dielectric layers to generate a semiconductor device structure.
- the semiconductor device structure includes the contact layer, the one or more dielectric layers, and the semiconductor region.
- a contact resistivity associated with the semiconductor device structure is reduced by changing the concentration of the element in the one or more dielectric layers.
- a method for reducing a contact resistivity associated with a semiconductor device structure.
- a substrate including a semiconductor region is provided.
- a gaseous material is applied on the semiconductor region to form a first dielectric layer including an element.
- a pad layer is formed on the first dielectric layer
- Thermal annealing is performed on the pad layer and the first dielectric layer to form a second dielectric layer.
- a contact layer is formed on the second dielectric layer to generate a semiconductor device structure.
- the semiconductor device structure including the contact layer, the second dielectric layer, and the semiconductor region.
- a contact resistivity associated with the semiconductor device structure is reduced by changing a concentration of the element in the first dielectric layer.
- a semiconductor device structure in another embodiment, includes a substrate, one or more dielectric layers, and a contact layer.
- the substrate includes a semiconductor region.
- the one or more dielectric layers are formed on the semiconductor region and include an element.
- a contact layer is formed on the one or more dielectric layers.
- a contact resistivity associated with the semiconductor device structure is reduced by changing a concentration of the element in the one or more dielectric layers by applying a gaseous material on the one or more dielectric layers.
- a semiconductor device structure in yet another embodiment, includes a substrate, a first dielectric layer, and a contact layer.
- the substrate includes a semiconductor region.
- the first dielectric layer is formed by thermal annealing of a pad layer and a second dielectric layer.
- the second dielectric layer is formed by applying a gaseous material on the semiconductor region and includes an element.
- the contact layer is formed on the first dielectric layer. A contact resistivity associated with the semiconductor device structure is reduced by changing a concentration of the element in the second dielectric layer.
- FIG. 1 depicts an example diagram for a metal-insulator-semiconductor structure.
- FIG. 2 depicts an example diagram for two insulator layers with interface dipole effects.
- FIGS. 3A-3C depict example diagrams for reducing contact resistivity of a MIS structure using gas cluster treatment on dielectric layers.
- FIGS. 4A-4C depict example diagrams for reducing contact resistivity of N-channel transistor structures using gas cluster treatment on a dielectric layer.
- FIGS. 5A-5D depict example diagrams for reducing contact resistivity of P-channel transistor structures using gas cluster treatment on dielectric layers.
- FIGS. 6A-6E depict example diagrams for reducing contact resistivity of both N-channel transistor structures and P-channel transistor structures using gas cluster treatment on dielectric layers.
- FIG. 7 depicts an example flow chart for reducing contact resistivity of a semiconductor device structure.
- FIGS. 8A-8E depict example diagrams for reducing contact resistivity of a MIS structure using gas cluster treatment on a substrate.
- FIGS. 9A-9D depict example diagrams for reducing contact resistivity of N-channel transistor structures using gas cluster treatment on a substrate.
- FIG. 10 depicts another example flow chart for reducing contact resistivity of a semiconductor device structure.
- a Schottky barrier In a metal-semiconductor contact, a Schottky barrier often exists between the metal and the semiconductor, and the height of the Schottky barrier represents a potential necessary for an electron to pass from the metal to the semiconductor. Usually, the contact resistivity may be reduced if the height of the Schottky barrier can be lowered.
- a metal-insulator-semiconductor (MIS) structure 100 may be implemented to reduce the contact resistivity.
- One or two thin insulator layers 102 may be inserted between a contact layer 104 (e.g., a metal layer) and a semiconductor layer 106 (e.g., with N type doping or P type doping) to lower the height of the Schottky barrier between the metal and the semiconductor, e.g., by reducing Fermi-level pinning.
- a contact layer 104 e.g., a metal layer
- a semiconductor layer 106 e.g., with N type doping or P type doping
- dipole effects may occur at the interface between two insulator layers.
- two oxide layers 202 and 204 are stacked together.
- the oxide layer 202 has a lower areal density of oxygen atoms (i.e., a lower ⁇ ), compared with the oxide layer 204 .
- the difference in the areal density of oxygen atoms between the two oxide layers 202 and 204 may be compensated by oxygen atoms transferring in a form of O 2 ⁇ (e.g., the ion 208 ) from the oxide layer 204 to the oxide layer 202 , leaving behind oxygen vacancies in the oxide layer 204 in a form of V O 2+ (e.g., the vacancy 210 ), which results in an interface dipole effect.
- O 2 ⁇ e.g., the ion 208
- the interfacial insulator layers 102 may include an oxide layer (e.g., a TiO 2 layer) that, upon formation, has a particular concentration of oxygen. Such a concentration of oxygen in the oxide layer affects the contact resistivity associated with the MIS structure 100 . However, once the contact layer 104 is deposited on the insulator layers 102 , it may be difficult to adjust the concentration of oxygen in the insulator layers 102 so as to reduce the contact resistivity.
- oxide layer e.g., a TiO 2 layer
- FIGS. 3A-3C depict example diagrams for reducing contact resistivity of a MIS structure using gas cluster treatment on dielectric layers.
- a gas cluster ion beam 302 may be implemented to adjust a concentration of one or more elements (e.g., oxygen) in one or more dielectric layers 304 that are formed on a semiconductor layer 306 to reduce contact resistivity of a MIS structure 300 .
- elements e.g., oxygen
- the dielectric layers 304 may be formed on the semiconductor layer 306 .
- the dielectric layers 304 may include a single dielectric layer (e.g., a TiO x layer), two dielectric layers (e.g., a TiO x layer and a SiO 2 layer), or multiple dielectric layers.
- the GCIB 302 interacts with atoms/molecules of the dielectric layers 304 to change the concentration of one or more elements (e.g., oxygen) in the dielectric layers 304 .
- a contact layer 308 may be formed on the dielectric layers 304 to generate the MIS structure 300 of which the contact resistivity has been improved by tuning the concentration of one or more elements in the dielectric layers 304 , e.g., through properly choosing parameters of the GCIB 302 , as shown in FIG. 3C . For example, both the energy and the dose of the GCIB 302 may be adjusted for improving the contact resistivity.
- the contact layer 308 may include a glue layer (e.g., Ti/TiN) and a metal layer (e.g., W, Al, Cu).
- FIGS. 4A-4C depict example diagrams for reducing contact resistivity of N-channel transistor structures using gas cluster treatment on a dielectric layer.
- a GCIB 402 may be implemented to adjust an oxygen concentration in a dielectric layer 404 that is formed on source/drain regions 406 of an N-channel transistor structure 400 to reduce contact resistivity.
- the N-channel transistor structure 400 may be built on a substrate 408 (e.g., a silicon substrate, a silicon-on-insulator substrate, a germanium-based substrate, or a III-V material substrate).
- a sacrificial oxide 410 (SAC) substantially covers a metal gate region 412 (MG) of the N-channel transistor structure 400 .
- An interlayer dielectric layer 414 (ILD) may be disposed over the N-channel transistor structure 400 .
- Contact openings 416 are formed by etching through the interlayer dielectric layer 414 and a contact etch stop layer 418 (CESL) over the source/drain regions 406 .
- the dielectric layer 404 (e.g., a TiO 2 layer) is formed on the N-channel transistor structure 400 , e.g., through physical vapor deposition (PVD), chemical vapor deposition (CVD), or atomic layer deposition (ALD).
- PVD physical vapor deposition
- CVD chemical vapor deposition
- ALD atomic layer deposition
- a layer of titanium is deposited on the N-channel transistor structure 400 , and then oxidized to form the dielectric layer 404 .
- the GCIB 402 is then applied to change the oxygen concentration in the dielectric layer 404 , as shown in FIG. 4C .
- the GCIB 402 may include a large number of gas clusters (about 10 ⁇ about 10000) and have an energy range of about 3 kV ⁇ about 100 kV.
- the size of the gas cluster may be within a range of about 1 nm ⁇ about 1000 nm.
- the oxygen dose in the gas clusters may be within a range of about 10 11 ⁇ 10 16 .
- a contact layer including a glue layer (e.g., Ti/TiN) and a metal layer (e.g., W, Al, Cu) may be deposited on the dielectric layer 404 and undergo a chemical-mechanical processing (CMP).
- CMP chemical-mechanical processing
- a low temperature annealing may be performed after the gas cluster treatment.
- the source/drain regions 406 may include SiP, III-V materials and/or Ge.
- FIGS. 5A-5D depict example diagrams for reducing contact resistivity of P-channel transistor structures using gas cluster treatment on dielectric layers.
- Two dielectric layers 602 and 604 are formed consecutively on a source/drain region 606 of a P-channel transistor structure, and a GCIB 608 is implemented to adjust a concentration of one or more elements (e.g., oxygen) in the dielectric layers 602 and 604 to reduce contact resistivity.
- elements e.g., oxygen
- the dielectric layer 602 (e.g., a SiO2 layer) is formed on the source/drain region 606 , e.g., through PVD, CVD or ALD.
- the dielectric layer 604 (e.g., a TiO 2 layer) is formed on top of the dielectric layer 602 , as shown in FIG. 5B .
- Dipoles may form at the interface between the dielectric layers 602 and 604 . For example, as shown in FIG.
- the GCIB 608 interacts with atoms/molecules of the dielectric layer 604 to change the concentration of one or more elements (e.g., oxygen) in the dielectric layers 604 and thus change the magnitude of the interface dipoles between the dielectric layers 602 and 604 in order to reduce the contact resistivity.
- a contact layer 610 is then formed on the dielectric layer 604 to generate the MIS structure 600 of which the contact resistivity has been improved by tuning the magnitude of the interface dipoles between the dielectric layers 602 and 604 through the GCIB 608 .
- the source/drain region 606 includes SiGe and/or Ge.
- FIGS. 6A-6E depict example diagrams for reducing contact resistivity of both N-channel transistor structures and P-channel transistor structures using gas cluster treatment on dielectric layers.
- a dielectric layer 702 is formed on both a source/drain region 704 of a N-channel transistor structure and a source/drain region 706 of a P-channel transistor structure. Then, the dielectric layer 702 is substantially removed from the source/drain region 704 , as shown in FIG. 6C .
- Another dielectric layer 708 is formed on both the source/drain region 704 and the source/drain region 706 , as shown in FIG. 6D .
- a GCIB 710 is implemented to adjust an oxygen concentration in the dielectric layer 708 to reduce contact resistivity, as shown in FIG. 6E .
- a contact layer including a glue layer (e.g., Ti/TiN) and a metal layer (e.g., W, Al, Cu) may be deposited on the dielectric layer 708 .
- a low temperature annealing may be performed after the gas cluster treatment.
- FIG. 7 depicts an example flow chart for reducing contact resistivity of a semiconductor device structure.
- a substrate including a semiconductor region is provided.
- one or more dielectric layers are formed on the semiconductor region.
- the one or more dielectric layers include an element.
- a gaseous material is applied (e.g., through a GCIB) on the one or more dielectric layers to change a concentration of the element in the one or more dielectric layers.
- a contact layer is formed on the one or more dielectric layers to generate a semiconductor device structure.
- the semiconductor device structure includes the contact layer, the one or more dielectric layers, and the semiconductor region. A contact resistivity associated with the semiconductor device structure is reduced by changing the concentration of the element in the one or more dielectric layers.
- FIGS. 8A-8E depict example diagrams for reducing contact resistivity of a MIS structure using gas cluster treatment on a substrate.
- a thin dielectric layer 806 is formed by applying a GCIB 802 on a substrate 804 , and a concentration of one or more elements in the dielectric layer 806 may be adjusted to reduce contact resistivity.
- the GCIB 802 is may be applied on the substrate 804 to form the thin dielectric layer 806 (e.g., an oxide layer).
- a pad layer 808 is formed on the dielectric layer 806 , as shown in FIG. 8C .
- Another dielectric layer 810 is generated through thermal annealing of the pad layer 808 and the dielectric layer 806 , as shown in FIG. 8D .
- a contact layer 812 is formed on the dielectric layer 810 to generate a MIS structure 800 , as shown in FIG. 8E .
- the contact resistivity of the MIS structure 800 may be reduced by adjusting a concentration of one or more elements (e.g., oxygen) in the dielectric layer 806 , e.g., through properly choosing parameters of the GCIB 802 .
- elements e.g., oxygen
- FIGS. 9A-9D depict example diagrams for reducing contact resistivity of N-channel transistor structures using gas cluster treatment on a substrate.
- the N-channel transistor structure 900 built on a substrate 902 includes a metal gate region 904 (MG) and source/drain regions 906 .
- the thin dielectric layer 908 e.g., a SiO 2 layer
- the source/drain regions 906 are oxidized by the GCIB.
- a pad layer 910 (e.g., a Ti/TiN layer) is formed over the N-channel transistor structure 900 , including the dielectric layer 908 .
- Thermal annealing may be performed so that another dielectric layer 912 (e.g., a TiO 2 layer) is generated from the pad layer 910 and the dielectric layer 908 , as shown in FIG. 9D .
- a contact layer may be deposited on the dielectric layer 912 , and the contact resistivity of the N-channel transistor structure 900 may be optimized, e.g., by properly choosing the energy and dose of the GCIB.
- the thickness of the pad layer 910 is in a range of about 0.5 nm ⁇ about 25 nm.
- the thermal annealing may be performed using millisecond annealing (e.g., at about 500° C. ⁇ about 1200° C.) or rapid thermal annealing (e.g., at about 300° C. ⁇ about 1000° C. for about 0.01 second ⁇ about 10 seconds).
- millisecond annealing e.g., at about 500° C. ⁇ about 1200° C.
- rapid thermal annealing e.g., at about 300° C. ⁇ about 1000° C. for about 0.01 second ⁇ about 10 seconds.
- FIG. 10 depicts another example flow chart for reducing contact resistivity of a semiconductor device structure.
- a substrate including a semiconductor region is provided.
- a gaseous material is applied on the semiconductor region to form a first dielectric layer including an element.
- a pad layer is formed on the first dielectric layer.
- thermal annealing is performed on the pad layer and the first dielectric layer to form a second dielectric layer.
- a contact layer is formed on the second dielectric layer to generate a semiconductor device structure.
- the semiconductor device structure includes the contact layer, the second dielectric layer, and the semiconductor region. A contact resistivity associated with the semiconductor device structure is reduced by changing a concentration of the element in the first dielectric layer.
Abstract
Description
- The technology described in this patent document relates generally to semiconductor devices and more particularly to fabrication and characterization of semiconductor devices.
- Integrated circuits (ICs) are often implemented by using a plurality of interconnected semiconductor devices, such as field effect transistors (FETs). More and more semiconductor devices are incorporated on a single IC chip with the development of the device fabrication technology, and thus the size of each device on the IC chip and the spacing between the devices (i.e., feature size) continue to decrease. The individual devices of the ICs, such as FETs and other passive and active circuit elements, are usually interconnected by metal or other conductors to implement desired circuit functions. A small contact resistance is associated with each contact between the conductor and the circuit element. As the feature size continues to decrease, the contact resistance associated with an individual circuit element often increases and becomes more important with respect to the total circuit resistance. In many circumstances, reducing the contact resistance of the devices may boost the performance of the ICs.
- Gas cluster ion beam (GCIB) is often used in processing semiconductor devices. For example, in GCIB, gas phase atomic clusters containing thousands of atoms/molecules (e.g., O2, SiH4) are often created by supersonic expansion, and then weakly ionized. The ions accelerated to impact a substrate surface. A large amount of ions interact nearly simultaneously with the substrate atoms/molecules. Consequently, a large amount of energy is received in a relatively small volume near the substrate surface, which leads to extreme chemical and physical reactions at the substrate surface. However, individual ions in GCIB have low energy (e.g., a few eV) and thus, few ions can penetrate deeply into the substrate. For example, a pico-second temperature/pressure spike and thus infusion effects (e.g., melting) may occur within a distance of 2-20 nm from the substrate surface upon the impact of the ions in GCIB, while the bulk of the substrate remains at room temperature.
- In accordance with the teachings described herein, systems and methods are provided for reducing a contact resistivity associated with a semiconductor device structure. A substrate including a semiconductor region is provided. One or more dielectric layers are formed on the semiconductor region, the one or more dielectric layers including an element. A gaseous material is applied on the one or more dielectric layers to change a concentration of the element in the one or more dielectric layers. A contact layer is formed on the one or more dielectric layers to generate a semiconductor device structure. The semiconductor device structure includes the contact layer, the one or more dielectric layers, and the semiconductor region. A contact resistivity associated with the semiconductor device structure is reduced by changing the concentration of the element in the one or more dielectric layers.
- In one embodiment, a method is provided for reducing a contact resistivity associated with a semiconductor device structure. A substrate including a semiconductor region is provided. A gaseous material is applied on the semiconductor region to form a first dielectric layer including an element. A pad layer is formed on the first dielectric layer Thermal annealing is performed on the pad layer and the first dielectric layer to form a second dielectric layer. A contact layer is formed on the second dielectric layer to generate a semiconductor device structure. The semiconductor device structure including the contact layer, the second dielectric layer, and the semiconductor region. A contact resistivity associated with the semiconductor device structure is reduced by changing a concentration of the element in the first dielectric layer.
- In another embodiment, a semiconductor device structure includes a substrate, one or more dielectric layers, and a contact layer. The substrate includes a semiconductor region. The one or more dielectric layers are formed on the semiconductor region and include an element. A contact layer is formed on the one or more dielectric layers. A contact resistivity associated with the semiconductor device structure is reduced by changing a concentration of the element in the one or more dielectric layers by applying a gaseous material on the one or more dielectric layers.
- In yet another embodiment, a semiconductor device structure includes a substrate, a first dielectric layer, and a contact layer. The substrate includes a semiconductor region. The first dielectric layer is formed by thermal annealing of a pad layer and a second dielectric layer. The second dielectric layer is formed by applying a gaseous material on the semiconductor region and includes an element. The contact layer is formed on the first dielectric layer. A contact resistivity associated with the semiconductor device structure is reduced by changing a concentration of the element in the second dielectric layer.
-
FIG. 1 depicts an example diagram for a metal-insulator-semiconductor structure. -
FIG. 2 depicts an example diagram for two insulator layers with interface dipole effects. -
FIGS. 3A-3C depict example diagrams for reducing contact resistivity of a MIS structure using gas cluster treatment on dielectric layers. -
FIGS. 4A-4C depict example diagrams for reducing contact resistivity of N-channel transistor structures using gas cluster treatment on a dielectric layer. -
FIGS. 5A-5D depict example diagrams for reducing contact resistivity of P-channel transistor structures using gas cluster treatment on dielectric layers. -
FIGS. 6A-6E depict example diagrams for reducing contact resistivity of both N-channel transistor structures and P-channel transistor structures using gas cluster treatment on dielectric layers. -
FIG. 7 depicts an example flow chart for reducing contact resistivity of a semiconductor device structure. -
FIGS. 8A-8E depict example diagrams for reducing contact resistivity of a MIS structure using gas cluster treatment on a substrate. -
FIGS. 9A-9D depict example diagrams for reducing contact resistivity of N-channel transistor structures using gas cluster treatment on a substrate. -
FIG. 10 depicts another example flow chart for reducing contact resistivity of a semiconductor device structure. - In a metal-semiconductor contact, a Schottky barrier often exists between the metal and the semiconductor, and the height of the Schottky barrier represents a potential necessary for an electron to pass from the metal to the semiconductor. Usually, the contact resistivity may be reduced if the height of the Schottky barrier can be lowered. For example, as shown in
FIG. 1 , a metal-insulator-semiconductor (MIS)structure 100 may be implemented to reduce the contact resistivity. One or two thin insulator layers 102 (e.g., a TiO2 layer) may be inserted between a contact layer 104 (e.g., a metal layer) and a semiconductor layer 106 (e.g., with N type doping or P type doping) to lower the height of the Schottky barrier between the metal and the semiconductor, e.g., by reducing Fermi-level pinning. - When two insulator layers are placed next to each other, dipole effects may occur at the interface between two insulator layers. For example, as shown in
FIG. 2 , twooxide layers oxide layer 202 has a lower areal density of oxygen atoms (i.e., a lower σ), compared with theoxide layer 204. The difference in the areal density of oxygen atoms between the twooxide layers oxide layer 204 to theoxide layer 202, leaving behind oxygen vacancies in theoxide layer 204 in a form of VO 2+ (e.g., the vacancy 210), which results in an interface dipole effect. - Referring back to
FIG. 1 , the interfacial insulator layers 102 may include an oxide layer (e.g., a TiO2 layer) that, upon formation, has a particular concentration of oxygen. Such a concentration of oxygen in the oxide layer affects the contact resistivity associated with theMIS structure 100. However, once thecontact layer 104 is deposited on the insulator layers 102, it may be difficult to adjust the concentration of oxygen in the insulator layers 102 so as to reduce the contact resistivity. -
FIGS. 3A-3C depict example diagrams for reducing contact resistivity of a MIS structure using gas cluster treatment on dielectric layers. A gascluster ion beam 302 may be implemented to adjust a concentration of one or more elements (e.g., oxygen) in one or moredielectric layers 304 that are formed on asemiconductor layer 306 to reduce contact resistivity of aMIS structure 300. - Specifically, as shown in
FIG. 3A , thedielectric layers 304 may be formed on thesemiconductor layer 306. Thedielectric layers 304 may include a single dielectric layer (e.g., a TiOx layer), two dielectric layers (e.g., a TiOx layer and a SiO2 layer), or multiple dielectric layers. As shown inFIG. 3B , theGCIB 302 interacts with atoms/molecules of thedielectric layers 304 to change the concentration of one or more elements (e.g., oxygen) in the dielectric layers 304. Acontact layer 308 may be formed on thedielectric layers 304 to generate theMIS structure 300 of which the contact resistivity has been improved by tuning the concentration of one or more elements in thedielectric layers 304, e.g., through properly choosing parameters of theGCIB 302, as shown inFIG. 3C . For example, both the energy and the dose of theGCIB 302 may be adjusted for improving the contact resistivity. As an example, thecontact layer 308 may include a glue layer (e.g., Ti/TiN) and a metal layer (e.g., W, Al, Cu). -
FIGS. 4A-4C depict example diagrams for reducing contact resistivity of N-channel transistor structures using gas cluster treatment on a dielectric layer. AGCIB 402 may be implemented to adjust an oxygen concentration in adielectric layer 404 that is formed on source/drain regions 406 of an N-channel transistor structure 400 to reduce contact resistivity. - Particularly, as shown in
FIG. 4A , the N-channel transistor structure 400 may be built on a substrate 408 (e.g., a silicon substrate, a silicon-on-insulator substrate, a germanium-based substrate, or a III-V material substrate). A sacrificial oxide 410 (SAC) substantially covers a metal gate region 412 (MG) of the N-channel transistor structure 400. An interlayer dielectric layer 414 (ILD) may be disposed over the N-channel transistor structure 400. Contactopenings 416 are formed by etching through theinterlayer dielectric layer 414 and a contact etch stop layer 418 (CESL) over the source/drain regions 406. - As shown in
FIG. 4B , the dielectric layer 404 (e.g., a TiO2 layer) is formed on the N-channel transistor structure 400, e.g., through physical vapor deposition (PVD), chemical vapor deposition (CVD), or atomic layer deposition (ALD). For example, a layer of titanium is deposited on the N-channel transistor structure 400, and then oxidized to form thedielectric layer 404. TheGCIB 402 is then applied to change the oxygen concentration in thedielectric layer 404, as shown inFIG. 4C . For example, theGCIB 402 may include a large number of gas clusters (about 10˜about 10000) and have an energy range of about 3 kV˜about 100 kV. The size of the gas cluster may be within a range of about 1 nm˜about 1000 nm. The oxygen dose in the gas clusters may be within a range of about 1011˜1016. A contact layer including a glue layer (e.g., Ti/TiN) and a metal layer (e.g., W, Al, Cu) may be deposited on thedielectric layer 404 and undergo a chemical-mechanical processing (CMP). As an example, a low temperature annealing may be performed after the gas cluster treatment. In one example, the source/drain regions 406 may include SiP, III-V materials and/or Ge. -
FIGS. 5A-5D depict example diagrams for reducing contact resistivity of P-channel transistor structures using gas cluster treatment on dielectric layers. Twodielectric layers drain region 606 of a P-channel transistor structure, and aGCIB 608 is implemented to adjust a concentration of one or more elements (e.g., oxygen) in thedielectric layers - Specifically, as shown in
FIG. 5A , the dielectric layer 602 (e.g., a SiO2 layer) is formed on the source/drain region 606, e.g., through PVD, CVD or ALD. Then, the dielectric layer 604 (e.g., a TiO2 layer) is formed on top of thedielectric layer 602, as shown inFIG. 5B . Dipoles may form at the interface between thedielectric layers FIG. 5C , theGCIB 608 interacts with atoms/molecules of thedielectric layer 604 to change the concentration of one or more elements (e.g., oxygen) in thedielectric layers 604 and thus change the magnitude of the interface dipoles between thedielectric layers FIG. 5D , acontact layer 610 is then formed on thedielectric layer 604 to generate theMIS structure 600 of which the contact resistivity has been improved by tuning the magnitude of the interface dipoles between thedielectric layers GCIB 608. For example, the source/drain region 606 includes SiGe and/or Ge. -
FIGS. 6A-6E depict example diagrams for reducing contact resistivity of both N-channel transistor structures and P-channel transistor structures using gas cluster treatment on dielectric layers. As shown inFIG. 6B , adielectric layer 702 is formed on both a source/drain region 704 of a N-channel transistor structure and a source/drain region 706 of a P-channel transistor structure. Then, thedielectric layer 702 is substantially removed from the source/drain region 704, as shown inFIG. 6C . Anotherdielectric layer 708 is formed on both the source/drain region 704 and the source/drain region 706, as shown inFIG. 6D . AGCIB 710 is implemented to adjust an oxygen concentration in thedielectric layer 708 to reduce contact resistivity, as shown inFIG. 6E . A contact layer including a glue layer (e.g., Ti/TiN) and a metal layer (e.g., W, Al, Cu) may be deposited on thedielectric layer 708. As an example, a low temperature annealing may be performed after the gas cluster treatment. -
FIG. 7 depicts an example flow chart for reducing contact resistivity of a semiconductor device structure. As shown inFIG. 7 , at 502, a substrate including a semiconductor region is provided. At 504, one or more dielectric layers are formed on the semiconductor region. The one or more dielectric layers include an element. At 506, a gaseous material is applied (e.g., through a GCIB) on the one or more dielectric layers to change a concentration of the element in the one or more dielectric layers. At 508, a contact layer is formed on the one or more dielectric layers to generate a semiconductor device structure. The semiconductor device structure includes the contact layer, the one or more dielectric layers, and the semiconductor region. A contact resistivity associated with the semiconductor device structure is reduced by changing the concentration of the element in the one or more dielectric layers. -
FIGS. 8A-8E depict example diagrams for reducing contact resistivity of a MIS structure using gas cluster treatment on a substrate. Athin dielectric layer 806 is formed by applying aGCIB 802 on asubstrate 804, and a concentration of one or more elements in thedielectric layer 806 may be adjusted to reduce contact resistivity. - As shown in
FIGS. 8A and 8B , theGCIB 802 is may be applied on thesubstrate 804 to form the thin dielectric layer 806 (e.g., an oxide layer). Apad layer 808 is formed on thedielectric layer 806, as shown inFIG. 8C . Anotherdielectric layer 810 is generated through thermal annealing of thepad layer 808 and thedielectric layer 806, as shown inFIG. 8D . Acontact layer 812 is formed on thedielectric layer 810 to generate aMIS structure 800, as shown inFIG. 8E . As thedielectric layer 806 is formed by applying theGCIB 802 on thesubstrate 804, the contact resistivity of theMIS structure 800 may be reduced by adjusting a concentration of one or more elements (e.g., oxygen) in thedielectric layer 806, e.g., through properly choosing parameters of theGCIB 802. -
FIGS. 9A-9D depict example diagrams for reducing contact resistivity of N-channel transistor structures using gas cluster treatment on a substrate. As shown inFIG. 9A , the N-channel transistor structure 900 built on asubstrate 902 includes a metal gate region 904 (MG) and source/drain regions 906. As shown inFIG. 9B , the thin dielectric layer 908 (e.g., a SiO2 layer) is formed on the N-channel transistor structure 900 by applying a GCIB directly on the source/drain regions 906 in thesubstrate 902. For example, the source/drain regions 906 are oxidized by the GCIB. - As shown in
FIG. 9C , a pad layer 910 (e.g., a Ti/TiN layer) is formed over the N-channel transistor structure 900, including thedielectric layer 908. Thermal annealing may be performed so that another dielectric layer 912 (e.g., a TiO2 layer) is generated from thepad layer 910 and thedielectric layer 908, as shown inFIG. 9D . A contact layer may be deposited on thedielectric layer 912, and the contact resistivity of the N-channel transistor structure 900 may be optimized, e.g., by properly choosing the energy and dose of the GCIB. For example, the thickness of thepad layer 910 is in a range of about 0.5 nm˜about 25 nm. As an example, the thermal annealing may be performed using millisecond annealing (e.g., at about 500° C.˜about 1200° C.) or rapid thermal annealing (e.g., at about 300° C.˜about 1000° C. for about 0.01 second˜about 10 seconds). -
FIG. 10 depicts another example flow chart for reducing contact resistivity of a semiconductor device structure. At 1002, a substrate including a semiconductor region is provided. At 1004, a gaseous material is applied on the semiconductor region to form a first dielectric layer including an element. At 1006, a pad layer is formed on the first dielectric layer. At 1008, thermal annealing is performed on the pad layer and the first dielectric layer to form a second dielectric layer. At 1010, a contact layer is formed on the second dielectric layer to generate a semiconductor device structure. The semiconductor device structure includes the contact layer, the second dielectric layer, and the semiconductor region. A contact resistivity associated with the semiconductor device structure is reduced by changing a concentration of the element in the first dielectric layer. - This written description uses examples to disclose the invention, include the best mode, and also to enable a person skilled in the art to make and use the invention. The patentable scope of the invention may include other examples that occur to those skilled in the art. One skilled in the relevant art will recognize that the various embodiments may be practiced without one or more of the specific details, or with other replacement and/or additional methods, materials, or components. Well-known structures, materials, or operations may not be shown or described in detail to avoid obscuring aspects of various embodiments of the invention. Various embodiments shown in the figures are illustrative example representations and are not necessarily drawn to scale. Particular features, structures, materials, or characteristics may be combined in any suitable manner in one or more embodiments. Various additional layers and/or structures may be included and/or described features may be omitted in other embodiments. Various operations may be described as multiple discrete operations in turn, in a manner that is most helpful in understanding the invention. However, the order of description should not be construed as to imply that these operations are necessarily order dependent. In particular, these operations need not be performed in the order of presentation. Operations described herein may be performed in a different order, in series or in parallel, than the described embodiment. Various additional operations may be performed and/or described. Operations may be omitted in additional embodiments.
- This written description and the following claims may include terms, such as left, right, top, bottom, over, under, upper, lower, first, second, etc. that are used for descriptive purposes only and are not to be construed as limiting. For example, terms designating relative vertical position may refer to a situation where a device side (or active surface) of a substrate or integrated circuit is the “top” surface of that substrate; the substrate may actually be in any orientation so that a “top” side of a substrate may be lower than the “bottom” side in a standard terrestrial frame of reference and may still fall within the meaning of the term “top.” The term “on” as used herein (including in the claims) may not indicate that a first layer “on” a second layer is directly on and in immediate contact with the second layer unless such is specifically stated; there may be a third layer or other structure between the first layer and the second layer on the first layer. The embodiments of a device or article described herein can be manufactured, used, or shipped in a number of positions and orientations. Persons skilled in the art will recognize various equivalent combinations and substitutions for various components shown in the figures.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/945,422 US8927418B1 (en) | 2013-07-18 | 2013-07-18 | Systems and methods for reducing contact resistivity of semiconductor devices |
KR1020130144310A KR101583118B1 (en) | 2013-07-18 | 2013-11-26 | Systems and methods for reducing contact resistivity of semiconductor devices |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/945,422 US8927418B1 (en) | 2013-07-18 | 2013-07-18 | Systems and methods for reducing contact resistivity of semiconductor devices |
Publications (2)
Publication Number | Publication Date |
---|---|
US8927418B1 US8927418B1 (en) | 2015-01-06 |
US20150021757A1 true US20150021757A1 (en) | 2015-01-22 |
Family
ID=52117235
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/945,422 Active US8927418B1 (en) | 2013-07-18 | 2013-07-18 | Systems and methods for reducing contact resistivity of semiconductor devices |
Country Status (2)
Country | Link |
---|---|
US (1) | US8927418B1 (en) |
KR (1) | KR101583118B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10217825B2 (en) | 2015-11-19 | 2019-02-26 | Toyko Electron Limited | Metal-insulator-semiconductor (MIS) contacts and method of forming |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101794192B1 (en) * | 2015-02-24 | 2017-11-06 | 고려대학교 산학협력단 | Metal-Interlayer-Semiconductor Structure on Source/Drain Contact for Low Temperature Fabrication with Monolithic 3D Integration Technology and Manufacturing Method |
US9589851B2 (en) * | 2015-07-16 | 2017-03-07 | International Business Machines Corporation | Dipole-based contact structure to reduce metal-semiconductor contact resistance in MOSFETs |
US9735111B2 (en) | 2015-09-23 | 2017-08-15 | International Business Machines Corporation | Dual metal-insulator-semiconductor contact structure and formulation method |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020056923A1 (en) * | 2000-11-16 | 2002-05-16 | Karsten Wieczorek | Semiconductor device with a radiation absorbing conductive protection layer and method of fabricating the same |
US20120222736A1 (en) * | 2011-03-04 | 2012-09-06 | Applied Materials, Inc. | Front contact solar cell manufacture using metal paste metallization |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1565933A4 (en) | 2002-11-08 | 2007-05-02 | Epion Corp | Gcib processing of integrated circuit interconnect structures |
-
2013
- 2013-07-18 US US13/945,422 patent/US8927418B1/en active Active
- 2013-11-26 KR KR1020130144310A patent/KR101583118B1/en active IP Right Grant
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020056923A1 (en) * | 2000-11-16 | 2002-05-16 | Karsten Wieczorek | Semiconductor device with a radiation absorbing conductive protection layer and method of fabricating the same |
US20120222736A1 (en) * | 2011-03-04 | 2012-09-06 | Applied Materials, Inc. | Front contact solar cell manufacture using metal paste metallization |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10217825B2 (en) | 2015-11-19 | 2019-02-26 | Toyko Electron Limited | Metal-insulator-semiconductor (MIS) contacts and method of forming |
Also Published As
Publication number | Publication date |
---|---|
KR101583118B1 (en) | 2016-01-07 |
KR20150010546A (en) | 2015-01-28 |
US8927418B1 (en) | 2015-01-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10269630B2 (en) | Semiconductor device and formation thereof | |
TWI296831B (en) | Semiconductor devices having nitrogen-incorporated active region and methods of fabricating the same | |
US20180053690A1 (en) | Horizontal nanosheet fets and method of manufacturing the same | |
CN108122849A (en) | For forming the method for metal layer and its forming apparatus in the opening | |
US9257518B2 (en) | Method for producing a metal-gate MOS transistor, in particular a PMOS transistor, and corresponding integrated circuit | |
US8927418B1 (en) | Systems and methods for reducing contact resistivity of semiconductor devices | |
US9263542B2 (en) | Semiconductor device having a charged insulating layer | |
US20140374832A1 (en) | Beol selectivity stress film | |
US11587786B2 (en) | Crystalline semiconductor layer formed in BEOL processes | |
US11018239B2 (en) | Semiconductor device and manufacturing method thereof | |
US9202697B2 (en) | Forming a gate by depositing a thin barrier layer on a titanium nitride cap | |
TW563254B (en) | MIS type transistor and fabrication method thereof | |
US20200043805A1 (en) | Semiconductor structure and method for manufacturing the same | |
CN107689393B (en) | Semiconductor device and manufacturing method thereof | |
US10263065B2 (en) | Metal resistor forming method using ion implantation | |
CN104051530A (en) | Metal-Oxide-Semiconductor Field-Effect Transistor with Metal-Insulator Semiconductor Contact Structure to Reduce Schottky Barrier | |
US9779987B2 (en) | Titanium silicide formation in a narrow source-drain contact | |
US20160181380A1 (en) | Semiconductor Device Metal-Insulator-Semiconductor Contacts with Interface Layers and Methods for Forming the Same | |
US10128186B2 (en) | Simultaneous formation of liner and metal conductor | |
US11217480B2 (en) | Semiconductor structure with a laminated layer | |
US9590105B2 (en) | Semiconductor device with metal alloy over fin, conductive layer over channel region of fin, and semiconductive layer over conductive layer and formation thereof | |
US20210183886A1 (en) | Memory device based on igo channel layer and method of fabricating the same | |
US9437498B2 (en) | Method for the formation of different gate metal regions of MOS transistors | |
CN113506801A (en) | Novel metal grid structure and manufacturing method thereof | |
CN108231872A (en) | A kind of semiconductor devices and its manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIN, CHENG-TUN;TSAI, TENG-CHUN;WANG, LI-TING;AND OTHERS;REEL/FRAME:030827/0628 Effective date: 20130711 |
|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNORS PREVIOUSLY RECORDED ON REEL 030827 FRAME 0628. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT OF ASSIGNORS ENTIRE INTEREST;ASSIGNORS:LIN, CHENG-TUNG;TSAI, TENG-CHUN;WANG, LI-TING;AND OTHERS;REEL/FRAME:030937/0376 Effective date: 20130711 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |