US20150014801A1 - Redeposition Control in MRAM Fabrication Process - Google Patents
Redeposition Control in MRAM Fabrication Process Download PDFInfo
- Publication number
- US20150014801A1 US20150014801A1 US14/501,553 US201414501553A US2015014801A1 US 20150014801 A1 US20150014801 A1 US 20150014801A1 US 201414501553 A US201414501553 A US 201414501553A US 2015014801 A1 US2015014801 A1 US 2015014801A1
- Authority
- US
- United States
- Prior art keywords
- metal
- bottom electrode
- layer
- memory cell
- mtj
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/80—Constructional details
-
- H01L43/02—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/01—Manufacture or treatment
Definitions
- the present invention relates generally to semiconductor Back-End-Of-Line (BEOL) memories and particularly to Magnetic Random Access Memory (MRAM) and particularly to techniques and structures for preventing metallic redeposition on sidewalls of the memory element during fabrication.
- BEOL semiconductor Back-End-Of-Line
- MRAM Magnetic Random Access Memory
- the BEOL memories such as RRAM (Resistive Random Access Memory), PRAM (Phase Change Random Access Memory), and MRAM have a resistive device as a memory element. Because high speed access and non-volatility at power off are promised by these devices, they may replace existing memories and create new markets.
- FIG. 1B illustrates a typical in-process MTJ memory device 19 at a selected stage during the fabrication process where redeposition material 110 is coating the patterned pillar.
- the memory device 19 which includes a top electrode 17 , a bottom electrode 13 and the magnetic tunnel junction (MTJ) memory element between the electrodes, is fabricated in a pillar shape using conventional lithography and dry etching process.
- the MTJ memory element typically includes a pinned magnetic layer and a free magnetic layer with a barrier layer 15 in between.
- upper magnetic layer 16 and lower magnetic layer 14 are used because either one can be the pinned layer and the other one will be the free layer.
- the lower magnetic layer 14 is deposited first and will also be called the first magnetic layer.
- the MTJ layers and bottom electrode are etched conventionally with ion milling or high biased reactive ion etching where elements are mainly removed mechanically. Mechanically etched material is easily redeposited and the redeposited metal is electrically conductive.
- the redeposition layer 110 forms on MTJ sidewall especially on the barrier layer. The pinned layer and the free layer can be electrically shorted by the redeposition layer 110 , which makes the device inoperable.
- the source of the redeposition material can be the MTJ stack itself or previously deposited metal layers under the MTJ stack. Once the etching process that forms the pillars passes through the barrier layer, the exposed sidewall of the barrier layer becomes susceptible to being shorted with the redeposited metal. After the bottom electrode layer is etched away, previously deposited metal in the MTJ landing pad and peripheral circuits is exposed to the etching ambient and can be sputtered out and redeposited on the sidewall.
- Embodiments of the invention include methods and structures to reduce metallic redeposition material in memory cells, such as MTJ cells, during pillar etching and thereby reduce or eliminate redeposition material on the MTJ barrier layer sidewall.
- a first embodiment forms metal studs on top of the MTJ landing pads in a dielectric layer that otherwise covers the exposed metal surfaces on the wafer to prevent exposing the metal to the MTJ etching ambient.
- the metal studs provide the electrical connection between the bottom electrodes and the landing pads.
- An optional process for this embodiment adds a touch-up metal layer and a light CMP to ensure a smooth surface for patterning the pillars.
- the second embodiment patterns the MTJ and bottom electrode separately.
- the bottom electrode mask then covers metal under the bottom electrode.
- the MTJ mask can be patterned before or after the bottom electrode mask.
- the embodiment where the bottom electrode is defined prior to the MTJ includes depositing a dielectric layer used to stop bottom electrode etching to prevent building a deep step structure at the edge of the bottom electrode. This avoids the problem of the MTJ stack deposited on sidewall of the deep step being difficult to clean away.
- the third embodiment divides the etching process of the MTJ pillars into two phases.
- the first phase etches through the barrier layer down to the lower magnetic layer.
- the exposed sidewalls, which include the barrier layer sidewalls, are covered with a dielectric material formed by deposition then vertical etching.
- the second phase of the etching then patterns the lower magnetic layer and bottom electrode. The sidewall of the barrier layer is thereby protected from shorting redeposition metal during phase two etching.
- the fourth embodiment uses a hard mask above the top electrode in the layer stack.
- the method etches the MTJ pillar until near the end point of the bottom electrode, leaving a thin layer of the bottom electrode covering horizontal surfaces.
- a dielectric material is deposited, then vertically etched to leave a sleeve of dielectric material around most of the pillar. The vertical etching also removes the remaining bottom electrode.
- the sleeve of dielectric material protects the barrier layer from redeposition when metallic surfaces under the bottom electrode are exposed.
- the hard mask protects the top electrode in the MTJ pillar from excessive etching during this process.
- FIG. 1A illustrates a cross sectional view of thin films on a wafer at a selected stage of a prior art fabrication process for MTJ MRAM. Some standard interconnection features are illustrated symbolically.
- FIG. 1B illustrates a detailed cross sectional view of thin films in an MTJ pillar on a wafer at a selected stage of a prior art fabrication process for MTJ MRAM.
- FIG. 2 illustrates a cross sectional view of a selected process stage for the first embodiment of the invention after the dielectric layer 111 has been deposited and patterned.
- FIG. 3 illustrates a cross sectional view of a selected process stage for the first embodiment of the invention subsequent to that of FIG. 2 , after the metal for studs 113 has been deposited and a CMP process has been applied to planarize the surface.
- FIG. 3A and FIG. 3B illustrate cross sectional views of selected process stages in an optional alternative of the first embodiment that included process steps performed after the stage shown in FIG. 3 .
- FIG. 3A illustrates an irregular (non-flat) surface topology problem that can occur when a conventional CMP process is used.
- FIG. 3B illustrates the result of the optional process steps embodiment that includes depositing touch-up metal 213 followed with a light CMP.
- FIG. 4 illustrates cross sectional view of a selected process stage for the first embodiment of the invention subsequent to that of FIG. 3 , after the pillars for the MTJ devices have been formed on metal studs 113 .
- FIG. 5 illustrates a cross sectional view of the resulting structures for the first embodiment of the invention after the interconnection process.
- FIGS. 5A and 5B illustrate alternative layout orientations of the memory element pillars in top plan views for the first embodiment of the invention.
- FIG. 5C illustrate long via contact alternative embodiment in cross section view and top plan view is illustrated in FIG. 5D for the first embodiment of the invention.
- FIG. 6-FIG . 10 illustrate cross sectional views of selected process stages for the second embodiment of the invention.
- FIG. 11-FIG . 14 illustrate cross sectional views of selected process stages for the third embodiment of the invention.
- FIG. 15-FIG . 17 illustrate cross sectional views of selected process stages for the fourth embodiment of the invention.
- FIGS. 1A and 1B illustrate cross sectional views of thin films at a selected stage of a conventional MTJ MRAM process.
- a memory element 19 pillar sits on a landing pad 12 .
- One of the magnetic layers is pinned layer with a fixed magnetic field and other is a free layer whose magnetic orientation is manipulated by electrical current.
- the landing pad 12 is connected a control device 11 such as a FET and a diode as symbolically indicated by arrows.
- the memory elements 19 are interconnected to a bit line 119 as symbolically indicated by arrows.
- the same metal layer used for the landing pad 12 is utilized for logic circuit pad 12 ′ in the peripheral area.
- Metallic redeposition 110 on sidewall of the memory element during MTJ etching is a serious issue because it can short the pair of magnetic layers.
- the source of the redeposition metal can be from the landing pad 12 , the peripheral circuit 12 ′ and/or layers of the memory element itself.
- FIG. 2-FIG . 5 illustrate cross sectional views of selected process stages for the first embodiment which minimizing exposure of landing pad metal by MTJ over-etching.
- a dielectric layer 111 is first deposited over the wafer on the exposed landing pads 12 , 12 ′.
- photoresist mask 112 has been deposited and patterned as shown to allow the dielectric material to be dry etched away from the center area of the tops of the landing pads 12 while peripheral landing pad 12 ′ remain protected.
- the photoresist mask 112 covers the peripheral area metal during this etching.
- the gaps in the mask over the landing pads are smaller in horizontal area than the upper surface of the landing pad.
- the vias are then filled with metal by depositing a layer, for example, of copper or tungsten to form metal studs 113 in electrical contact with the underlying landing pad.
- a planarizing CMP (Chemical Mechanical Polish) process follows to planarize and prepare the surface with the metal studs 113 as shown FIG. 3 .
- the surface area of metal studs 113 is less than the surface area of the landing pad and no metal is exposed in peripheral areas at this stage. From the state shown in FIG. 3 the standard process of fabricating the pillars for MTJ memory devices 19 can be resumed.
- FIG. 3A and FIG. 3B illustrate cross sectional views of selected process stages in an optional alternative of the first embodiment that includes process steps performed after the stage shown in FIG. 3 .
- FIG. 3A illustrates an irregular (non-flat) surface topology problem that can occur when a conventional CMP process is used on a surface containing pads of different materials that are abraded at different rates. An irregular surface is undesirable for magnetic memory elements. Therefore, an alternative embodiment includes depositing a layer that serves as touch-up metal 213 as shown in FIG. 3B . A light CMP is applied to this surface to provide a flatter surface plane. The layer 213 is patterned when the bottom electrode is etched as later described. With this optional process, the final metal studs can include two layers of metal. For example, the initial metal layer 113 can be copper and the touch-up metal can be tungsten. Other metals can be used as well.
- the pillars for MTJ memory devices 19 are patterned directly on top of the metal studs 113 which provide the electrical connection to landing pads 12 .
- the studs 113 are embedded in the dielectric material 111 according to this embodiment of the invention to minimize metal exposure during the memory element etching.
- the interconnect process is completed as shown in FIG. 5 .
- the peripherals are connected to logic metal 115 through separately patterned via 114 .
- FIGS. 5A and 5B are top plan views.
- FIG. 5A illustrates an orientation of MTJ pillar 19 V where the long axis is perpendicular to the bit line 119 .
- FIG. 5B illustrates an orientation with the long axis of MTJ pillars 19 H parallel to the direction of the bit line 119 .
- a long via 118 which is also oval-shaped may replace the standard circle contact to get more overlay margin as shown in cross section view in FIG. 5C and top plan view in FIG. 5D .
- the second embodiment patterns the MTJ and bottom electrode separately.
- An etch-stop layer is deposited on the ILD before the landing pads are formed by the damascene process.
- the MTJ mask can optionally be patterned before or after the bottom electrode mask.
- the bottom electrode mask covers metal under the bottom electrode.
- the etch-stop layer stops bottom electrode etching to prevent building a deep step structure at the edge of the bottom electrode. This avoids the problem of the MTJ stack deposited on sidewall of the deep step being difficult to clean away.
- FIG. 6-FIG . 11 illustrate cross sectional views of selected process stages for the second embodiment which cover the landing pads 12 and peripheral pad 12 ′ with an additional bottom electrode mask that is separate from an MTJ mask.
- Etch-stop layer structures 121 for the bottom electrode etching are patterned on a surface of interlayer dielectric (ILD) layer 61 as shown in FIG. 6 . The surfaces of the landing pads 12 are left exposed.
- the material for the etch-stop structures is selected so that the etching ambient used for the bottom electrode etches the bottom electrode material faster than the etch-stop structures.
- Aluminum oxide, magnesium oxide borazinic film is preferred for the stop layer. Each of these materials has good selectivity in the bottom electrode etching ambient.
- the stop layer material is deposited over the ILD 6 before the landing pads are formed.
- a trench is then formed in the stop layer 121 and the ILD.
- the trench is plugged with copper or tungsten using conventional Damascene process to form the landing pads 12 , 12 ′.
- the bottom electrode layer is deposited over the wafer structure in FIG. 6 .
- photoresist mask 122 is patterned to cover the landing pads 12 and peripheral metal 12 ′, followed by conventional dry etching to form a bottom electrode pads 13 ′ for each device as shown in FIG. 7 , where layer 121 works as an etch-stop layer to prevent building deep step at edge of the bottom electrode 13 ′.
- the photoresist 122 is stripped, then the rest of the layers for the MTJ device are deposited and patterned by using conventional lithography and dry etching. However, unlike the prior art process, the metal in landing pads 12 , 12 ′ is covered with the bottom electrode pads formed according to this embodiment of the invention. After the MTJ pillars have been completed, the interconnect process is completed as shown in FIG. 8 . A filled via hole 124 connecting to upper logic metal 125 is individually patterned for peripheral pad 12 ′.
- the sequence of the MTJ mask and the bottom electrode mask are switched as shown in FIG. 9 and FIG. 10 .
- the etch-stop layer 121 is formed as described above.
- all of the layers for the MTJ device are deposited over the wafer in sequence and then patterned by using conventional lithography and dry etching as shown.
- etching is stopped in the bottom electrode layer 113 , so that it remains as a continuous film over the exposed surfaces outside of the pillars. This leaves the upper portion of the pillars 19 U etched into their pillar shape, but the bottom electrode layer 113 has not yet been patterned.
- Either CH3OH or CO/NH3 is generally used in MTJ etching, where bottom electrode has higher selectivity than ten (10) so that the etching is easily stopped in the bottom electrode layer.
- FIG. 10 illustrates a subsequent stage after FIG. 9 .
- Photoresist 122 ′ has been deposited and patterned as shown around the upper layer pillars 19 U which provides protection for a pad 113 ′ of the bottom electrode layer 113 under each pillar 19 U.
- the bottom electrode pads 113 ′ extend beyond the edges of the upper pillars 19 U on all sides.
- a photoresist pad has been patterned over the peripheral pad 12 ′.
- the bottom electrode layer 113 material that is exposed between the photoresist pads 122 ′ is then etched and the etch-stop layer 121 provides the stopping point.
- the photoresist pads 122 ′ are stripped the pillars for the MTJ memory device are ready for the interconnection process.
- the cross section of the thin film after the interconnect process are illustrated FIG. 8 . As illustrated filled via hole 124 connects peripheral pad 12 ′ to upper logic metal 125 .
- FIG. 11-FIG . 14 illustrate cross sectional views of selected process stages for the third embodiment.
- the set of layers for the MTJ device including a hard mask above the top electrode, is first deposited in sequence. Each of these layers including the hard mask can be standard materials.
- the photoresist (not shown) for the pillars is patterned by using conventional lithography and then dry etching proceeds to achieve the stage as shown in FIG. 11 , where the etching process has been stopped as soon the barrier layer has been etched through or optionally at any point in the barrier layer.
- partially formed pillars 19 B include the barrier layer and all layers above it.
- the layers for the lower magnetic layer 114 and the bottom electrode 113 are still continuous full films.
- the top layer of pillars 19 B is the hard mask (not shown).
- a subsequent stage is illustrated in FIG. 12 after an oxygen free dielectric material has deposited without breaking vacuum and then vertically etched to leave the dielectric sidewall material 19 S on the side wall of pillars 19 B.
- the hard mask layer remains on top of the pillar during this etching phase.
- the dielectric sidewall material 19 S prevents the sidewall of barrier layer in the pillar from being exposed to metallic redeposition during subsequent processing.
- FIG. 15-FIG . 16 illustrate cross sectional views of process stages for the fourth embodiment.
- Redeposition and etching processes simultaneously take place on the pillar sidewall when the MTJ pillar is being etched. The net result depends primarily on the amount of redeposition source material that gets into the etching ambient. A potentially harmful amount of redeposition source material is supplied before the etching reaches the bottom electrode layer.
- the MTJ layers above the bottom electrode layer are quickly etched and become a source of redeposition material in the etching ambient.
- the etching rate is ten (10) times slower than for the previous MTJ stack materials. Therefore, during bottom electrode etching, the supply of new redeposition material is relatively reduced.
- the MTJ pillars 19 ′ including a top hard mask layer are deposited and patterned by using conventional lithography and dry etching as shown in FIG. 15 .
- the bottom electrode layer 13 X is shown enlarged for a single pillar 19 ′ for clarity and is not drawn to scale. The layers and structures not shown are similar to those shown in previous embodiments.
- the etching for the pillars has been stopped prior to hitting the landing pad 12 surface.
- a thin layer 13 X of bottom electrode material is intentionally left between the pillars to avoid having the landing pad surface exposed.
- the hard mask is expected to be etched away during this etching process but serves the purpose of reducing the total etching of the top electrode.
- dielectric material 141 which is preferably oxygen free, is deposited and then vertically etched down to the landing pad 12 as shown in FIG. 16 , which also removes the remaining electrode material between the pillars. Fluorocarbon, methanol, carbonyl/ammonia or their derivatives are used for the vertical etching.
- the thickness in the vertical direction of the deposited dielectric sleeve 141 ′ is much thicker on the sidewall because of the slope than on flat or shallow slope areas such as the top of the pillars or the bottom area between the pillars.
- a protective sleeve of dielectric material 141 ′ surrounds the sidewalls of the pillars 19 ′ with the detail of the relationship between the protective sleeve of dielectric material 141 ′ and the bottom electrode 13 X′ as shown in cross section in FIG. 16 .
- the sleeve of dielectric material 141 ′ completely surrounds the barrier layer 14 as well as the upper and lower magnetic layers 14 , 16 .
- the sleeve of dielectric material 141 ′ partially surrounds the top electrode 17 because the vertical etching process removes a fraction of the upper portion of the sleeve 141 ′.
- the sleeve of dielectric material 141 ′ surrounds the upper portion of bottom electrode 13 X′ with a small ledge formed in the bottom electrode 13 X′ extending under the sleeve 141 ′.
- An alternative description would be that the sleeve 141 ′ sits on a small ledge formed in the bottom electrode 13 X′ and the ledge separates the sleeve from the landing pad 12 .
- the pillar 19 ′ is generally elliptical or circular and the sleeve 141 ′ conforms to the shape of the pillar.
- the top hard mask has been etched away.
- the vertical etching process also removes the remaining bottom electrode material that was left in place when the pillars were initially etched as described above.
- the protective sidewall dielectric 141 ′sleeve is in place when the final remaining bottom electrode material is removed and the sources of deleterious redeposition metal again increase.
- the standard interconnect process then follows as illustrated in the previous embodiments.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Mram Or Spin Memory Techniques (AREA)
- Hall/Mr Elements (AREA)
- Semiconductor Memories (AREA)
Abstract
Methods and structures are described to reduce metallic redeposition material in the memory cells, such as MTJ cells, during pillar etching. One embodiment forms metal studs on top of the landing pads in a dielectric layer that otherwise covers the exposed metal surfaces on the wafer. Another embodiment patterns the MTJ and bottom electrode separately. The bottom electrode mask then covers metal under the bottom electrode. Another embodiment divides the pillar etching process into two phases. The first phase etches down to the lower magnetic layer, then the sidewalls of the barrier layer are covered with a dielectric material which is then vertically etched. The second phase of the etching then patterns the remaining layers. Another embodiment uses a hard mask above the top electrode to etch the MTJ pillar until near the end point of the bottom electrode, deposits a dielectric, then vertically etches the remaining bottom electrode.
Description
- The present application is a continuation of the commonly assigned application bearing Ser. No. 13/530,381 filed Jun. 22, 2012, entitled “Redeposition Control in MRAM Fabrication Process.” The present application is related to copending application bearing Ser. No. 14/501,463 filed on the same date as the present application. All of these applications are incorporated herein by reference, including their specifications.
- The present invention relates generally to semiconductor Back-End-Of-Line (BEOL) memories and particularly to Magnetic Random Access Memory (MRAM) and particularly to techniques and structures for preventing metallic redeposition on sidewalls of the memory element during fabrication.
- The BEOL memories such as RRAM (Resistive Random Access Memory), PRAM (Phase Change Random Access Memory), and MRAM have a resistive device as a memory element. Because high speed access and non-volatility at power off are promised by these devices, they may replace existing memories and create new markets.
-
FIG. 1B illustrates a typical in-processMTJ memory device 19 at a selected stage during the fabrication process whereredeposition material 110 is coating the patterned pillar. Thememory device 19, which includes atop electrode 17, abottom electrode 13 and the magnetic tunnel junction (MTJ) memory element between the electrodes, is fabricated in a pillar shape using conventional lithography and dry etching process. The MTJ memory element typically includes a pinned magnetic layer and a free magnetic layer with abarrier layer 15 in between. In the figure the terms uppermagnetic layer 16 and lower magnetic layer 14 are used because either one can be the pinned layer and the other one will be the free layer. The lower magnetic layer 14 is deposited first and will also be called the first magnetic layer. The MTJ layers and bottom electrode are etched conventionally with ion milling or high biased reactive ion etching where elements are mainly removed mechanically. Mechanically etched material is easily redeposited and the redeposited metal is electrically conductive. Theredeposition layer 110 forms on MTJ sidewall especially on the barrier layer. The pinned layer and the free layer can be electrically shorted by theredeposition layer 110, which makes the device inoperable. - The source of the redeposition material can be the MTJ stack itself or previously deposited metal layers under the MTJ stack. Once the etching process that forms the pillars passes through the barrier layer, the exposed sidewall of the barrier layer becomes susceptible to being shorted with the redeposited metal. After the bottom electrode layer is etched away, previously deposited metal in the MTJ landing pad and peripheral circuits is exposed to the etching ambient and can be sputtered out and redeposited on the sidewall.
- Embodiments of the invention include methods and structures to reduce metallic redeposition material in memory cells, such as MTJ cells, during pillar etching and thereby reduce or eliminate redeposition material on the MTJ barrier layer sidewall. A first embodiment forms metal studs on top of the MTJ landing pads in a dielectric layer that otherwise covers the exposed metal surfaces on the wafer to prevent exposing the metal to the MTJ etching ambient. The metal studs provide the electrical connection between the bottom electrodes and the landing pads. An optional process for this embodiment adds a touch-up metal layer and a light CMP to ensure a smooth surface for patterning the pillars.
- The second embodiment patterns the MTJ and bottom electrode separately. The bottom electrode mask then covers metal under the bottom electrode. In this embodiment the MTJ mask can be patterned before or after the bottom electrode mask. The embodiment where the bottom electrode is defined prior to the MTJ includes depositing a dielectric layer used to stop bottom electrode etching to prevent building a deep step structure at the edge of the bottom electrode. This avoids the problem of the MTJ stack deposited on sidewall of the deep step being difficult to clean away.
- The third embodiment divides the etching process of the MTJ pillars into two phases. The first phase etches through the barrier layer down to the lower magnetic layer. The exposed sidewalls, which include the barrier layer sidewalls, are covered with a dielectric material formed by deposition then vertical etching. The second phase of the etching then patterns the lower magnetic layer and bottom electrode. The sidewall of the barrier layer is thereby protected from shorting redeposition metal during phase two etching.
- The fourth embodiment uses a hard mask above the top electrode in the layer stack. The method etches the MTJ pillar until near the end point of the bottom electrode, leaving a thin layer of the bottom electrode covering horizontal surfaces. A dielectric material is deposited, then vertically etched to leave a sleeve of dielectric material around most of the pillar. The vertical etching also removes the remaining bottom electrode. The sleeve of dielectric material protects the barrier layer from redeposition when metallic surfaces under the bottom electrode are exposed. The hard mask protects the top electrode in the MTJ pillar from excessive etching during this process.
-
FIG. 1A illustrates a cross sectional view of thin films on a wafer at a selected stage of a prior art fabrication process for MTJ MRAM. Some standard interconnection features are illustrated symbolically. -
FIG. 1B illustrates a detailed cross sectional view of thin films in an MTJ pillar on a wafer at a selected stage of a prior art fabrication process for MTJ MRAM. -
FIG. 2 illustrates a cross sectional view of a selected process stage for the first embodiment of the invention after thedielectric layer 111 has been deposited and patterned. -
FIG. 3 illustrates a cross sectional view of a selected process stage for the first embodiment of the invention subsequent to that ofFIG. 2 , after the metal forstuds 113 has been deposited and a CMP process has been applied to planarize the surface. -
FIG. 3A andFIG. 3B illustrate cross sectional views of selected process stages in an optional alternative of the first embodiment that included process steps performed after the stage shown inFIG. 3 .FIG. 3A illustrates an irregular (non-flat) surface topology problem that can occur when a conventional CMP process is used.FIG. 3B illustrates the result of the optional process steps embodiment that includes depositing touch-upmetal 213 followed with a light CMP. -
FIG. 4 illustrates cross sectional view of a selected process stage for the first embodiment of the invention subsequent to that ofFIG. 3 , after the pillars for the MTJ devices have been formed onmetal studs 113. -
FIG. 5 illustrates a cross sectional view of the resulting structures for the first embodiment of the invention after the interconnection process. -
FIGS. 5A and 5B illustrate alternative layout orientations of the memory element pillars in top plan views for the first embodiment of the invention. -
FIG. 5C illustrate long via contact alternative embodiment in cross section view and top plan view is illustrated inFIG. 5D for the first embodiment of the invention. -
FIG. 6-FIG . 10 illustrate cross sectional views of selected process stages for the second embodiment of the invention. -
FIG. 11-FIG . 14 illustrate cross sectional views of selected process stages for the third embodiment of the invention. -
FIG. 15-FIG . 17 illustrate cross sectional views of selected process stages for the fourth embodiment of the invention. - In the following description of the embodiments, reference is made to the accompanying drawings that form a part hereof, and in which is shown by way of illustration of specific embodiments in which the invention may be practiced. It is to be understood that other embodiments may be utilized without departing from the scope of the present invention. It should be noted that the figures discussed herein are not drawn to scale and thicknesses of lines are not indicative of actual sizes. Some standard interconnection features are illustrated symbolically. The cross section view in the figures is generally taken through the approximate center the memory cell in a plane perpendicular to the wafer surface except where otherwise noted. Although only a few cell are shown in the figures, the method may used for the simultaneous fabrication of many cells in arrays on a wafer according to standard techniques. A plurality of arrays with associated circuitry can be made on a single wafer which can then be cut into smaller pieces (chips) for further processing into final operational devices.
-
FIGS. 1A and 1B illustrate cross sectional views of thin films at a selected stage of a conventional MTJ MRAM process. Amemory element 19 pillar sits on alanding pad 12. One of the magnetic layers is pinned layer with a fixed magnetic field and other is a free layer whose magnetic orientation is manipulated by electrical current. As shown inFIG. 1A thelanding pad 12 is connected acontrol device 11 such as a FET and a diode as symbolically indicated by arrows. Thememory elements 19 are interconnected to abit line 119 as symbolically indicated by arrows. The same metal layer used for thelanding pad 12 is utilized forlogic circuit pad 12′ in the peripheral area. -
Metallic redeposition 110 on sidewall of the memory element during MTJ etching is a serious issue because it can short the pair of magnetic layers. The source of the redeposition metal can be from thelanding pad 12, theperipheral circuit 12′ and/or layers of the memory element itself. -
FIG. 2-FIG . 5 illustrate cross sectional views of selected process stages for the first embodiment which minimizing exposure of landing pad metal by MTJ over-etching. As shown inFIG. 2 , after the landing pad patterning process has been completed, adielectric layer 111 is first deposited over the wafer on the exposedlanding pads photoresist mask 112 has been deposited and patterned as shown to allow the dielectric material to be dry etched away from the center area of the tops of thelanding pads 12 whileperipheral landing pad 12′ remain protected. Thephotoresist mask 112 covers the peripheral area metal during this etching. The gaps in the mask over the landing pads are smaller in horizontal area than the upper surface of the landing pad. This allows dielectric material to remain on the outer edges of thelanding pads 12 after etching, but central vias have been formed exposing a portion of the upper surface of thelanding pads 12. After stripping the photoresist, the vias are then filled with metal by depositing a layer, for example, of copper or tungsten to formmetal studs 113 in electrical contact with the underlying landing pad. A planarizing CMP (Chemical Mechanical Polish) process follows to planarize and prepare the surface with themetal studs 113 as shownFIG. 3 . The surface area ofmetal studs 113 is less than the surface area of the landing pad and no metal is exposed in peripheral areas at this stage. From the state shown inFIG. 3 the standard process of fabricating the pillars forMTJ memory devices 19 can be resumed. -
FIG. 3A andFIG. 3B illustrate cross sectional views of selected process stages in an optional alternative of the first embodiment that includes process steps performed after the stage shown inFIG. 3 .FIG. 3A illustrates an irregular (non-flat) surface topology problem that can occur when a conventional CMP process is used on a surface containing pads of different materials that are abraded at different rates. An irregular surface is undesirable for magnetic memory elements. Therefore, an alternative embodiment includes depositing a layer that serves as touch-upmetal 213 as shown inFIG. 3B . A light CMP is applied to this surface to provide a flatter surface plane. Thelayer 213 is patterned when the bottom electrode is etched as later described. With this optional process, the final metal studs can include two layers of metal. For example, theinitial metal layer 113 can be copper and the touch-up metal can be tungsten. Other metals can be used as well. - As shown in
FIG. 4 the pillars forMTJ memory devices 19 are patterned directly on top of themetal studs 113 which provide the electrical connection tolanding pads 12. Thestuds 113 are embedded in thedielectric material 111 according to this embodiment of the invention to minimize metal exposure during the memory element etching. The interconnect process is completed as shown inFIG. 5 . The peripherals are connected tologic metal 115 through separately patterned via 114. - In a top plan view the MTJ pillars are generally oval-shaped but other shapes can be used including circles. There are two ways to place MTJ pillar as shown
FIGS. 5A and 5B which are top plan views.FIG. 5A illustrates an orientation ofMTJ pillar 19V where the long axis is perpendicular to thebit line 119. InFIG. 5B , illustrates an orientation with the long axis ofMTJ pillars 19H parallel to the direction of thebit line 119. In this orientation a long via 118, which is also oval-shaped may replace the standard circle contact to get more overlay margin as shown in cross section view inFIG. 5C and top plan view inFIG. 5D . - The second embodiment patterns the MTJ and bottom electrode separately. An etch-stop layer is deposited on the ILD before the landing pads are formed by the damascene process. In this embodiment the MTJ mask can optionally be patterned before or after the bottom electrode mask. In one alternative the bottom electrode mask covers metal under the bottom electrode. The embodiment where the bottom electrode is defined prior to MTJ, the etch-stop layer stops bottom electrode etching to prevent building a deep step structure at the edge of the bottom electrode. This avoids the problem of the MTJ stack deposited on sidewall of the deep step being difficult to clean away.
-
FIG. 6-FIG . 11 illustrate cross sectional views of selected process stages for the second embodiment which cover thelanding pads 12 andperipheral pad 12′ with an additional bottom electrode mask that is separate from an MTJ mask. Etch-stop layer structures 121 for the bottom electrode etching are patterned on a surface of interlayer dielectric (ILD)layer 61 as shown inFIG. 6 . The surfaces of thelanding pads 12 are left exposed. The material for the etch-stop structures is selected so that the etching ambient used for the bottom electrode etches the bottom electrode material faster than the etch-stop structures. Aluminum oxide, magnesium oxide borazinic film is preferred for the stop layer. Each of these materials has good selectivity in the bottom electrode etching ambient. - To form the etch-
stop layer structures 121, the stop layer material is deposited over the ILD 6 before the landing pads are formed. A trench is then formed in thestop layer 121 and the ILD. The trench is plugged with copper or tungsten using conventional Damascene process to form thelanding pads FIG. 6 . - Using conventional
lithography photoresist mask 122 is patterned to cover thelanding pads 12 andperipheral metal 12′, followed by conventional dry etching to form abottom electrode pads 13′ for each device as shown inFIG. 7 , wherelayer 121 works as an etch-stop layer to prevent building deep step at edge of thebottom electrode 13′. - From the stage shown in
FIG. 7 , thephotoresist 122 is stripped, then the rest of the layers for the MTJ device are deposited and patterned by using conventional lithography and dry etching. However, unlike the prior art process, the metal inlanding pads FIG. 8 . A filled viahole 124 connecting toupper logic metal 125 is individually patterned forperipheral pad 12′. - In an alternative of this second embodiment, the sequence of the MTJ mask and the bottom electrode mask are switched as shown in
FIG. 9 andFIG. 10 . The etch-stop layer 121 is formed as described above. To reach the stage shown inFIG. 9 , all of the layers for the MTJ device are deposited over the wafer in sequence and then patterned by using conventional lithography and dry etching as shown. However, etching is stopped in thebottom electrode layer 113, so that it remains as a continuous film over the exposed surfaces outside of the pillars. This leaves the upper portion of thepillars 19U etched into their pillar shape, but thebottom electrode layer 113 has not yet been patterned. Either CH3OH or CO/NH3 is generally used in MTJ etching, where bottom electrode has higher selectivity than ten (10) so that the etching is easily stopped in the bottom electrode layer. -
FIG. 10 illustrates a subsequent stage afterFIG. 9 .Photoresist 122′ has been deposited and patterned as shown around theupper layer pillars 19U which provides protection for apad 113′ of thebottom electrode layer 113 under eachpillar 19U. Thebottom electrode pads 113′ extend beyond the edges of theupper pillars 19U on all sides. In addition a photoresist pad has been patterned over theperipheral pad 12′. Thebottom electrode layer 113 material that is exposed between thephotoresist pads 122′ is then etched and the etch-stop layer 121 provides the stopping point. After thephotoresist pads 122′ are stripped the pillars for the MTJ memory device are ready for the interconnection process. The cross section of the thin film after the interconnect process are illustratedFIG. 8 . As illustrated filled viahole 124 connectsperipheral pad 12′ toupper logic metal 125. -
FIG. 11-FIG . 14 illustrate cross sectional views of selected process stages for the third embodiment. The set of layers for the MTJ device, including a hard mask above the top electrode, is first deposited in sequence. Each of these layers including the hard mask can be standard materials. The photoresist (not shown) for the pillars is patterned by using conventional lithography and then dry etching proceeds to achieve the stage as shown inFIG. 11 , where the etching process has been stopped as soon the barrier layer has been etched through or optionally at any point in the barrier layer. At this stage partially formedpillars 19B include the barrier layer and all layers above it. The layers for the lowermagnetic layer 114 and thebottom electrode 113 are still continuous full films. The top layer ofpillars 19B is the hard mask (not shown). - A subsequent stage is illustrated in
FIG. 12 after an oxygen free dielectric material has deposited without breaking vacuum and then vertically etched to leave thedielectric sidewall material 19S on the side wall ofpillars 19B. The hard mask layer remains on top of the pillar during this etching phase. Thedielectric sidewall material 19S prevents the sidewall of barrier layer in the pillar from being exposed to metallic redeposition during subsequent processing. The sleeve of dielectric material, thus formed, ends at the lower magnetic layer in a horizontal plane parallel to the surface of the wafer. - From the stage shown in
FIG. 12 , vertical etching is performed to remove the first or lowermagnetic layer 114 and thebottom electrode layer 113 material between the pillars. The hard mask layer (not shown) on top of the pillars serves as the etching mask during this phase, but is essentially consumed in the process leaving the top electrode exposed on top of the pillar at the end of the process. The resulting stage is shown inFIG. 13 , where the barrier layer remains protected with thedielectric sidewall 19S. The standard interconnect process follows as illustrated inFIG. 14 . -
FIG. 15-FIG . 16 illustrate cross sectional views of process stages for the fourth embodiment. Redeposition and etching processes simultaneously take place on the pillar sidewall when the MTJ pillar is being etched. The net result depends primarily on the amount of redeposition source material that gets into the etching ambient. A potentially harmful amount of redeposition source material is supplied before the etching reaches the bottom electrode layer. The MTJ layers above the bottom electrode layer are quickly etched and become a source of redeposition material in the etching ambient. However, after reaching the bottom electrode layer, the etching rate is ten (10) times slower than for the previous MTJ stack materials. Therefore, during bottom electrode etching, the supply of new redeposition material is relatively reduced. During this phase sidewall etching becomes more dominant and the net result is that the sidewall is being cleaned. Similarly over-etching after the MTJ end point provides further cleaning of the sidewall. However, once the etching reaches the landing pads, another strong metallic redeposition material source is exposed to the ambient. - In this fourth embodiment the
MTJ pillars 19′ including a top hard mask layer (not shown) are deposited and patterned by using conventional lithography and dry etching as shown inFIG. 15 . The bottom electrode layer 13X is shown enlarged for asingle pillar 19′ for clarity and is not drawn to scale. The layers and structures not shown are similar to those shown in previous embodiments. The etching for the pillars has been stopped prior to hitting thelanding pad 12 surface. A thin layer 13X of bottom electrode material is intentionally left between the pillars to avoid having the landing pad surface exposed. The hard mask is expected to be etched away during this etching process but serves the purpose of reducing the total etching of the top electrode. - After the stage shown in
FIG. 15 ,dielectric material 141, which is preferably oxygen free, is deposited and then vertically etched down to thelanding pad 12 as shown inFIG. 16 , which also removes the remaining electrode material between the pillars. Fluorocarbon, methanol, carbonyl/ammonia or their derivatives are used for the vertical etching. The thickness in the vertical direction of the depositeddielectric sleeve 141′ is much thicker on the sidewall because of the slope than on flat or shallow slope areas such as the top of the pillars or the bottom area between the pillars. - The end result of these process steps is that a protective sleeve of
dielectric material 141′ surrounds the sidewalls of thepillars 19′ with the detail of the relationship between the protective sleeve ofdielectric material 141′ and the bottom electrode 13X′ as shown in cross section inFIG. 16 . As shown inFIG. 17 the sleeve ofdielectric material 141′ completely surrounds the barrier layer 14 as well as the upper and lowermagnetic layers 14, 16. The sleeve ofdielectric material 141′ partially surrounds thetop electrode 17 because the vertical etching process removes a fraction of the upper portion of thesleeve 141′. The sleeve ofdielectric material 141′ surrounds the upper portion of bottom electrode 13X′ with a small ledge formed in the bottom electrode 13X′ extending under thesleeve 141′. An alternative description would be that thesleeve 141′ sits on a small ledge formed in the bottom electrode 13X′ and the ledge separates the sleeve from thelanding pad 12. In a top view thepillar 19′ is generally elliptical or circular and thesleeve 141′ conforms to the shape of the pillar. - The top hard mask has been etched away. The vertical etching process also removes the remaining bottom electrode material that was left in place when the pillars were initially etched as described above. The protective sidewall dielectric 141′sleeve is in place when the final remaining bottom electrode material is removed and the sources of deleterious redeposition metal again increase. The standard interconnect process then follows as illustrated in the previous embodiments.
Claims (8)
1. An array of memory cells on a chip comprising:
a set of landing pads electrically connected to control circuitry for the array of memory cells;
a set of metal studs disposed over the set of landing pads, with each metal stud disposed in electrical contact with one landing pad, each metal stud being embedded in a layer of dielectric material; and
a set of multi-layered memory cell pillars each having a bottom electrode and being disposed over the set of metal studs with each metal stud electrically connecting a bottom electrode in a memory cell pillar to a landing pad.
2. The array of claim 1 wherein an area of a horizontal cross section of each metal stud is less than an area of the horizontal cross section of the landing pad.
3. The array of claim 1 wherein at least some of the metal studs include a top and bottom layer of metal with the top layer of metal being co-planar with an upper surface of the dielectric material in which the metal stud is embedded.
4. The array of claim 1 wherein the memory cell pillars are oval-shaped in a top plan view and have a long axis orientation parallel to a direction of a bit line, each memory cell pillar having a metal-filled oval-shaped via formed above a top electrode in the memory cell pillar providing an electrical connection between the top electrode and the bit line.
5. The array of claim 1 wherein the memory cell pillars are circular shaped in a top plan view.
6. An array of memory cells on a chip comprising:
a set of metal studs electrically connected to control circuitry for the array of memory cells;
a set of touch-up metal layers formed on the set of metal studs with an upper surface of each touch-up metal layer being substantially co-planar with an upper surface of a dielectric material in which the each touch-up metal layer is embedded; and
a set of multi-layered memory cell pillars each having a bottom electrode and being disposed over the set of the touch-up metal layers with each touch-up metal layer electrically connecting a bottom electrode in a memory cell pillar to a metal stud.
7. The array of claim 6 wherein the memory cell pillars are oval-shaped in a top plan view and have a long axis orientation parallel to a direction of a bit line, each memory cell pillar having a metal-filled oval-shaped via formed above a top electrode in the memory cell pillar providing an electrical connection between the top electrode and the bit line.
8. The array of claim 6 wherein the memory cell pillars are circular shaped in a top plan view.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/501,553 US20150014801A1 (en) | 2012-06-22 | 2014-09-30 | Redeposition Control in MRAM Fabrication Process |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/530,381 US8883520B2 (en) | 2012-06-22 | 2012-06-22 | Redeposition control in MRAM fabrication process |
US14/501,553 US20150014801A1 (en) | 2012-06-22 | 2014-09-30 | Redeposition Control in MRAM Fabrication Process |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/530,381 Continuation US8883520B2 (en) | 2012-06-22 | 2012-06-22 | Redeposition control in MRAM fabrication process |
Publications (1)
Publication Number | Publication Date |
---|---|
US20150014801A1 true US20150014801A1 (en) | 2015-01-15 |
Family
ID=49773739
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/530,381 Active 2033-02-09 US8883520B2 (en) | 2012-06-22 | 2012-06-22 | Redeposition control in MRAM fabrication process |
US14/501,553 Abandoned US20150014801A1 (en) | 2012-06-22 | 2014-09-30 | Redeposition Control in MRAM Fabrication Process |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/530,381 Active 2033-02-09 US8883520B2 (en) | 2012-06-22 | 2012-06-22 | Redeposition control in MRAM fabrication process |
Country Status (1)
Country | Link |
---|---|
US (2) | US8883520B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10032981B2 (en) | 2015-09-25 | 2018-07-24 | Samsung Electronics Co., Ltd. | Magnetic memory device and method of fabricating the same |
US10177307B2 (en) | 2016-09-06 | 2019-01-08 | Samsung Electronics Co., Ltd. | Methods of fabricating magnetic memory devices |
US10193060B2 (en) | 2016-08-02 | 2019-01-29 | Samsung Electronics Co., Ltd. | Magnetoresistive random access memory device and method of manufacturing the same |
US10256190B2 (en) | 2017-01-20 | 2019-04-09 | Samsung Electronics Co., Ltd. | Variable resistance memory devices |
Families Citing this family (99)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101215951B1 (en) * | 2011-03-24 | 2013-01-21 | 에스케이하이닉스 주식회사 | Semiconductor Memory And Manufacturing Method Thereof |
US9166154B2 (en) | 2012-12-07 | 2015-10-20 | Avalance Technology, Inc. | MTJ stack and bottom electrode patterning process with ion beam etching using a single mask |
US9263667B1 (en) | 2014-07-25 | 2016-02-16 | Spin Transfer Technologies, Inc. | Method for manufacturing MTJ memory device |
US9337412B2 (en) | 2014-09-22 | 2016-05-10 | Spin Transfer Technologies, Inc. | Magnetic tunnel junction structure for MRAM device |
US10468590B2 (en) | 2015-04-21 | 2019-11-05 | Spin Memory, Inc. | High annealing temperature perpendicular magnetic anisotropy structure for magnetic random access memory |
US9728712B2 (en) | 2015-04-21 | 2017-08-08 | Spin Transfer Technologies, Inc. | Spin transfer torque structure for MRAM devices having a spin current injection capping layer |
US9853206B2 (en) | 2015-06-16 | 2017-12-26 | Spin Transfer Technologies, Inc. | Precessional spin current structure for MRAM |
US9490164B1 (en) | 2015-06-23 | 2016-11-08 | International Business Machines Corporation | Techniques for forming contacts for active BEOL |
US9773974B2 (en) | 2015-07-30 | 2017-09-26 | Spin Transfer Technologies, Inc. | Polishing stop layer(s) for processing arrays of semiconductor elements |
US10163479B2 (en) | 2015-08-14 | 2018-12-25 | Spin Transfer Technologies, Inc. | Method and apparatus for bipolar memory write-verify |
US10269401B2 (en) | 2015-10-15 | 2019-04-23 | Samsung Electronics Co., Ltd. | Magnetic memory devices |
US9502640B1 (en) | 2015-11-03 | 2016-11-22 | International Business Machines Corporation | Structure and method to reduce shorting in STT-MRAM device |
US9705071B2 (en) | 2015-11-24 | 2017-07-11 | International Business Machines Corporation | Structure and method to reduce shorting and process degradation in STT-MRAM devices |
US9741926B1 (en) | 2016-01-28 | 2017-08-22 | Spin Transfer Technologies, Inc. | Memory cell having magnetic tunnel junction and thermal stability enhancement layer |
US10628316B2 (en) | 2016-09-27 | 2020-04-21 | Spin Memory, Inc. | Memory device with a plurality of memory banks where each memory bank is associated with a corresponding memory instruction pipeline and a dynamic redundancy register |
US11119910B2 (en) | 2016-09-27 | 2021-09-14 | Spin Memory, Inc. | Heuristics for selecting subsegments for entry in and entry out operations in an error cache system with coarse and fine grain segments |
US10460781B2 (en) | 2016-09-27 | 2019-10-29 | Spin Memory, Inc. | Memory device with a dual Y-multiplexer structure for performing two simultaneous operations on the same row of a memory bank |
US11119936B2 (en) | 2016-09-27 | 2021-09-14 | Spin Memory, Inc. | Error cache system with coarse and fine segments for power optimization |
US10546625B2 (en) | 2016-09-27 | 2020-01-28 | Spin Memory, Inc. | Method of optimizing write voltage based on error buffer occupancy |
US10818331B2 (en) | 2016-09-27 | 2020-10-27 | Spin Memory, Inc. | Multi-chip module for MRAM devices with levels of dynamic redundancy registers |
US10446210B2 (en) | 2016-09-27 | 2019-10-15 | Spin Memory, Inc. | Memory instruction pipeline with a pre-read stage for a write operation for reducing power consumption in a memory device that uses dynamic redundancy registers |
US10991410B2 (en) | 2016-09-27 | 2021-04-27 | Spin Memory, Inc. | Bi-polar write scheme |
US10360964B2 (en) | 2016-09-27 | 2019-07-23 | Spin Memory, Inc. | Method of writing contents in memory during a power up sequence using a dynamic redundancy register in a memory device |
US10437491B2 (en) | 2016-09-27 | 2019-10-08 | Spin Memory, Inc. | Method of processing incomplete memory operations in a memory device during a power up sequence and a power down sequence using a dynamic redundancy register |
US10437723B2 (en) | 2016-09-27 | 2019-10-08 | Spin Memory, Inc. | Method of flushing the contents of a dynamic redundancy register to a secure storage area during a power down in a memory device |
US11151042B2 (en) | 2016-09-27 | 2021-10-19 | Integrated Silicon Solution, (Cayman) Inc. | Error cache segmentation for power reduction |
US10366774B2 (en) | 2016-09-27 | 2019-07-30 | Spin Memory, Inc. | Device with dynamic redundancy registers |
US10586914B2 (en) * | 2016-10-14 | 2020-03-10 | Applied Materials, Inc. | Method of forming ultra-smooth bottom electrode surface for depositing magnetic tunnel junctions |
US10665777B2 (en) | 2017-02-28 | 2020-05-26 | Spin Memory, Inc. | Precessional spin current structure with non-magnetic insertion layer for MRAM |
US10672976B2 (en) | 2017-02-28 | 2020-06-02 | Spin Memory, Inc. | Precessional spin current structure with high in-plane magnetization for MRAM |
US10032978B1 (en) | 2017-06-27 | 2018-07-24 | Spin Transfer Technologies, Inc. | MRAM with reduced stray magnetic fields |
US10529439B2 (en) | 2017-10-24 | 2020-01-07 | Spin Memory, Inc. | On-the-fly bit failure detection and bit redundancy remapping techniques to correct for fixed bit defects |
US10489245B2 (en) | 2017-10-24 | 2019-11-26 | Spin Memory, Inc. | Forcing stuck bits, waterfall bits, shunt bits and low TMR bits to short during testing and using on-the-fly bit failure detection and bit redundancy remapping techniques to correct them |
US10656994B2 (en) | 2017-10-24 | 2020-05-19 | Spin Memory, Inc. | Over-voltage write operation of tunnel magnet-resistance (“TMR”) memory device and correcting failure bits therefrom by using on-the-fly bit failure detection and bit redundancy remapping techniques |
US10481976B2 (en) | 2017-10-24 | 2019-11-19 | Spin Memory, Inc. | Forcing bits as bad to widen the window between the distributions of acceptable high and low resistive bits thereby lowering the margin and increasing the speed of the sense amplifiers |
US10679685B2 (en) | 2017-12-27 | 2020-06-09 | Spin Memory, Inc. | Shared bit line array architecture for magnetoresistive memory |
US10424726B2 (en) | 2017-12-28 | 2019-09-24 | Spin Memory, Inc. | Process for improving photoresist pillar adhesion during MRAM fabrication |
US10395712B2 (en) | 2017-12-28 | 2019-08-27 | Spin Memory, Inc. | Memory array with horizontal source line and sacrificial bitline per virtual source |
US10516094B2 (en) | 2017-12-28 | 2019-12-24 | Spin Memory, Inc. | Process for creating dense pillars using multiple exposures for MRAM fabrication |
US10395711B2 (en) | 2017-12-28 | 2019-08-27 | Spin Memory, Inc. | Perpendicular source and bit lines for an MRAM array |
US10811594B2 (en) | 2017-12-28 | 2020-10-20 | Spin Memory, Inc. | Process for hard mask development for MRAM pillar formation using photolithography |
US10644232B2 (en) * | 2017-12-28 | 2020-05-05 | International Business Machines Corporation | Self-aligned and misalignment-tolerant landing pad for magnetoresistive random access memory |
US10360962B1 (en) | 2017-12-28 | 2019-07-23 | Spin Memory, Inc. | Memory array with individually trimmable sense amplifiers |
US10891997B2 (en) | 2017-12-28 | 2021-01-12 | Spin Memory, Inc. | Memory array with horizontal source line and a virtual source line |
US10199083B1 (en) | 2017-12-29 | 2019-02-05 | Spin Transfer Technologies, Inc. | Three-terminal MRAM with ac write-assist for low read disturb |
US10236048B1 (en) | 2017-12-29 | 2019-03-19 | Spin Memory, Inc. | AC current write-assist in orthogonal STT-MRAM |
US10546624B2 (en) | 2017-12-29 | 2020-01-28 | Spin Memory, Inc. | Multi-port random access memory |
US10424723B2 (en) | 2017-12-29 | 2019-09-24 | Spin Memory, Inc. | Magnetic tunnel junction devices including an optimization layer |
US10270027B1 (en) | 2017-12-29 | 2019-04-23 | Spin Memory, Inc. | Self-generating AC current assist in orthogonal STT-MRAM |
US10236047B1 (en) | 2017-12-29 | 2019-03-19 | Spin Memory, Inc. | Shared oscillator (STNO) for MRAM array write-assist in orthogonal STT-MRAM |
US10840439B2 (en) | 2017-12-29 | 2020-11-17 | Spin Memory, Inc. | Magnetic tunnel junction (MTJ) fabrication methods and systems |
US10784439B2 (en) | 2017-12-29 | 2020-09-22 | Spin Memory, Inc. | Precessional spin current magnetic tunnel junction devices and methods of manufacture |
US10367139B2 (en) | 2017-12-29 | 2019-07-30 | Spin Memory, Inc. | Methods of manufacturing magnetic tunnel junction devices |
US10360961B1 (en) | 2017-12-29 | 2019-07-23 | Spin Memory, Inc. | AC current pre-charge write-assist in orthogonal STT-MRAM |
US10886330B2 (en) | 2017-12-29 | 2021-01-05 | Spin Memory, Inc. | Memory device having overlapping magnetic tunnel junctions in compliance with a reference pitch |
US10840436B2 (en) | 2017-12-29 | 2020-11-17 | Spin Memory, Inc. | Perpendicular magnetic anisotropy interface tunnel junction devices and methods of manufacture |
US10319900B1 (en) | 2017-12-30 | 2019-06-11 | Spin Memory, Inc. | Perpendicular magnetic tunnel junction device with precessional spin current layer having a modulated moment density |
US10339993B1 (en) | 2017-12-30 | 2019-07-02 | Spin Memory, Inc. | Perpendicular magnetic tunnel junction device with skyrmionic assist layers for free layer switching |
US10236439B1 (en) | 2017-12-30 | 2019-03-19 | Spin Memory, Inc. | Switching and stability control for perpendicular magnetic tunnel junction device |
US10141499B1 (en) | 2017-12-30 | 2018-11-27 | Spin Transfer Technologies, Inc. | Perpendicular magnetic tunnel junction device with offset precessional spin current layer |
US10255962B1 (en) | 2017-12-30 | 2019-04-09 | Spin Memory, Inc. | Microwave write-assist in orthogonal STT-MRAM |
US10229724B1 (en) | 2017-12-30 | 2019-03-12 | Spin Memory, Inc. | Microwave write-assist in series-interconnected orthogonal STT-MRAM devices |
US10468588B2 (en) | 2018-01-05 | 2019-11-05 | Spin Memory, Inc. | Perpendicular magnetic tunnel junction device with skyrmionic enhancement layers for the precessional spin current magnetic layer |
US10438996B2 (en) | 2018-01-08 | 2019-10-08 | Spin Memory, Inc. | Methods of fabricating magnetic tunnel junctions integrated with selectors |
US10438995B2 (en) | 2018-01-08 | 2019-10-08 | Spin Memory, Inc. | Devices including magnetic tunnel junctions integrated with selectors |
US10446744B2 (en) | 2018-03-08 | 2019-10-15 | Spin Memory, Inc. | Magnetic tunnel junction wafer adaptor used in magnetic annealing furnace and method of using the same |
US10388861B1 (en) | 2018-03-08 | 2019-08-20 | Spin Memory, Inc. | Magnetic tunnel junction wafer adaptor used in magnetic annealing furnace and method of using the same |
US20190296220A1 (en) | 2018-03-23 | 2019-09-26 | Spin Transfer Technologies, Inc. | Magnetic Tunnel Junction Devices Including an Annular Free Magnetic Layer and a Planar Reference Magnetic Layer |
US11107978B2 (en) | 2018-03-23 | 2021-08-31 | Spin Memory, Inc. | Methods of manufacturing three-dimensional arrays with MTJ devices including a free magnetic trench layer and a planar reference magnetic layer |
US10784437B2 (en) | 2018-03-23 | 2020-09-22 | Spin Memory, Inc. | Three-dimensional arrays with MTJ devices including a free magnetic trench layer and a planar reference magnetic layer |
US11107974B2 (en) | 2018-03-23 | 2021-08-31 | Spin Memory, Inc. | Magnetic tunnel junction devices including a free magnetic trench layer and a planar reference magnetic layer |
US10680168B2 (en) | 2018-04-06 | 2020-06-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Ion beam etching fabricated sub 30nm vias to reduce conductive material re-deposition for sub 60nm MRAM devices |
US10388862B1 (en) | 2018-04-12 | 2019-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Highly selective ion beam etch hard mask for sub 60nm MRAM devices |
US10475496B1 (en) | 2018-05-04 | 2019-11-12 | International Business Machines Corporation | Reduced shorts in magnetic tunnel junctions |
US10411185B1 (en) | 2018-05-30 | 2019-09-10 | Spin Memory, Inc. | Process for creating a high density magnetic tunnel junction array test platform |
US10600478B2 (en) | 2018-07-06 | 2020-03-24 | Spin Memory, Inc. | Multi-bit cell read-out techniques for MRAM cells with mixed pinned magnetization orientations |
US10692569B2 (en) | 2018-07-06 | 2020-06-23 | Spin Memory, Inc. | Read-out techniques for multi-bit cells |
US10559338B2 (en) | 2018-07-06 | 2020-02-11 | Spin Memory, Inc. | Multi-bit cell read-out techniques |
US10593396B2 (en) | 2018-07-06 | 2020-03-17 | Spin Memory, Inc. | Multi-bit cell read-out techniques for MRAM cells with mixed pinned magnetization orientations |
US10650875B2 (en) | 2018-08-21 | 2020-05-12 | Spin Memory, Inc. | System for a wide temperature range nonvolatile memory |
US10868237B2 (en) | 2018-08-27 | 2020-12-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned encapsulation hard mask to separate physically under-etched MTJ cells to reduce conductive R-deposition |
US10699761B2 (en) | 2018-09-18 | 2020-06-30 | Spin Memory, Inc. | Word line decoder memory architecture |
US10971680B2 (en) | 2018-10-01 | 2021-04-06 | Spin Memory, Inc. | Multi terminal device stack formation methods |
US11621293B2 (en) | 2018-10-01 | 2023-04-04 | Integrated Silicon Solution, (Cayman) Inc. | Multi terminal device stack systems and methods |
US10516102B1 (en) | 2018-10-16 | 2019-12-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multiple spacer assisted physical etching of sub 60nm MRAM devices |
US10580827B1 (en) | 2018-11-16 | 2020-03-03 | Spin Memory, Inc. | Adjustable stabilizer/polarizer method for MRAM with enhanced stability and efficient switching |
CN111384234B (en) * | 2018-12-27 | 2023-07-04 | 联华电子股份有限公司 | Layout pattern for MRAM |
US11107979B2 (en) | 2018-12-28 | 2021-08-31 | Spin Memory, Inc. | Patterned silicide structures and methods of manufacture |
US11056643B2 (en) | 2019-01-03 | 2021-07-06 | International Business Machines Corporation | Magnetic tunnel junction (MTJ) hard mask encapsulation to prevent redeposition |
US10770652B2 (en) | 2019-01-03 | 2020-09-08 | International Business Machines Corporation | Magnetic tunnel junction (MTJ) bilayer hard mask to prevent redeposition |
US10741609B2 (en) | 2019-01-08 | 2020-08-11 | International Business Machines Corporation | Pre-patterned etch stop for interconnect trench formation overlying embedded MRAM structures |
US10892403B2 (en) | 2019-01-29 | 2021-01-12 | International Business Machines Corporation | Structured bottom electrode for MTJ containing devices |
KR102518015B1 (en) | 2019-01-31 | 2023-04-05 | 삼성전자주식회사 | A magnetoresistive random access device memory and method of manufacturing the same |
US11563054B2 (en) * | 2019-03-21 | 2023-01-24 | International Business Machines Corporation | MJT based anti-fuses with low programming voltage |
US11121173B2 (en) | 2019-10-24 | 2021-09-14 | International Business Machines Corporation | Preserving underlying dielectric layer during MRAM device formation |
CN112713169A (en) * | 2019-10-25 | 2021-04-27 | 中电海康集团有限公司 | Manufacturing method comprising MRAM bottom electrode manufacturing process and MRAM device |
US11631802B2 (en) | 2019-11-07 | 2023-04-18 | Headway Technologies, Inc. | Etching and encapsulation scheme for magnetic tunnel junction fabrication |
US11373992B2 (en) * | 2020-08-24 | 2022-06-28 | Nanya Technology Corporation | Semiconductor structure with strengthened patterns and method for fabricating the same |
CN114872338B (en) * | 2022-05-05 | 2023-02-07 | 哈尔滨工业大学 | Preparation of bidirectional shape memory tuning metamaterial and tuning method of resonant frequency of bidirectional shape memory tuning metamaterial |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060054947A1 (en) * | 2004-09-14 | 2006-03-16 | Yoshiaki Asao | Magnetic random access memory and method of manufacturing the same |
US8334148B2 (en) * | 2009-11-11 | 2012-12-18 | Samsung Electronics Co., Ltd. | Methods of forming pattern structures |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6985384B2 (en) | 2002-10-01 | 2006-01-10 | International Business Machines Corporation | Spacer integration scheme in MRAM technology |
WO2006030516A1 (en) | 2004-09-17 | 2006-03-23 | Fujitsu Limited | Magnetic storage and its manufacturing method |
US7144744B2 (en) * | 2004-10-27 | 2006-12-05 | Freescale Semiconductor, Inc. | Magnetoresistive random access memory device structures and methods for fabricating the same |
JP5007509B2 (en) | 2006-02-08 | 2012-08-22 | ソニー株式会社 | Method for manufacturing magnetic storage device |
CN101563336A (en) | 2006-03-16 | 2009-10-21 | 诺瓦提斯公司 | Heterocyclic organic compounds for the treatment of in particular melanoma |
US7919826B2 (en) | 2007-04-24 | 2011-04-05 | Kabushiki Kaisha Toshiba | Magnetoresistive element and manufacturing method thereof |
JP5022116B2 (en) | 2007-06-18 | 2012-09-12 | 三菱重工業株式会社 | Semiconductor device manufacturing method and manufacturing apparatus |
KR101395060B1 (en) | 2007-09-18 | 2014-05-15 | 삼성전자주식회사 | Semiconductor device including line patterns |
US7936027B2 (en) | 2008-01-07 | 2011-05-03 | Magic Technologies, Inc. | Method of MRAM fabrication with zero electrical shorting |
US7919794B2 (en) | 2008-01-08 | 2011-04-05 | Qualcomm, Incorporated | Memory cell and method of forming a magnetic tunnel junction (MTJ) of a memory cell |
KR100956603B1 (en) | 2008-09-02 | 2010-05-11 | 주식회사 하이닉스반도체 | Method for patterning semiconductor device with magnetic tunneling junction structure |
US7989224B2 (en) | 2009-04-30 | 2011-08-02 | International Business Machines Corporation | Sidewall coating for non-uniform spin momentum-transfer magnetic tunnel junction current flow |
-
2012
- 2012-06-22 US US13/530,381 patent/US8883520B2/en active Active
-
2014
- 2014-09-30 US US14/501,553 patent/US20150014801A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060054947A1 (en) * | 2004-09-14 | 2006-03-16 | Yoshiaki Asao | Magnetic random access memory and method of manufacturing the same |
US8334148B2 (en) * | 2009-11-11 | 2012-12-18 | Samsung Electronics Co., Ltd. | Methods of forming pattern structures |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10032981B2 (en) | 2015-09-25 | 2018-07-24 | Samsung Electronics Co., Ltd. | Magnetic memory device and method of fabricating the same |
US10418548B2 (en) | 2015-09-25 | 2019-09-17 | Samsung Electronics Co., Ltd. | Magnetic memory device |
US10193060B2 (en) | 2016-08-02 | 2019-01-29 | Samsung Electronics Co., Ltd. | Magnetoresistive random access memory device and method of manufacturing the same |
US10177307B2 (en) | 2016-09-06 | 2019-01-08 | Samsung Electronics Co., Ltd. | Methods of fabricating magnetic memory devices |
US10256190B2 (en) | 2017-01-20 | 2019-04-09 | Samsung Electronics Co., Ltd. | Variable resistance memory devices |
Also Published As
Publication number | Publication date |
---|---|
US8883520B2 (en) | 2014-11-11 |
US20130341801A1 (en) | 2013-12-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8883520B2 (en) | Redeposition control in MRAM fabrication process | |
US20150014800A1 (en) | Mtj memory cell with protection sleeve and method for making same | |
US8574928B2 (en) | MRAM fabrication method with sidewall cleaning | |
US8772888B2 (en) | MTJ MRAM with stud patterning | |
US9985075B2 (en) | Dummy bottom electrode in interconnect to reduce CMP dishing | |
US11227993B2 (en) | Device with composite spacer and method for manufacturing the same | |
US9070869B2 (en) | Fabrication method for high-density MRAM using thin hard mask | |
EP1547148B1 (en) | Spacer integration scheme in mram technology | |
US8709956B2 (en) | MRAM with sidewall protection and method of fabrication | |
US8138562B2 (en) | Bit line preparation method in MRAM fabrication | |
US11088321B2 (en) | Highly selective ion beam etch hard mask for sub 60nm MRAM devices | |
US20160133828A1 (en) | Embedded magnetoresistive random access memory (mram) integration with top contacts | |
US11217746B2 (en) | Ion beam etching fabricated sub 30nm Vias to reduce conductive material re-deposition for sub 60nm MRAM devices | |
US11856864B2 (en) | Sub 60nm etchless MRAM devices by ion beam etching fabricated T-shaped bottom electrode | |
JP5999768B2 (en) | Semiconductor device and manufacturing method thereof | |
US11183632B2 (en) | Self-aligned edge passivation for robust resistive random access memory connection | |
US11195994B2 (en) | Method for fabricating semiconductor device including embedded magnetic resistance random access memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: AVALANCHE TECHNOLOGY, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SATOH, KIMIHIRO;JUNG, DONG HA;KESHTBOD, PARVIZ;AND OTHERS;SIGNING DATES FROM 20140923 TO 20140930;REEL/FRAME:033861/0343 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: SILICON VALLEY BANK, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:AVALANCHE TECHNOLOGY, INC.;REEL/FRAME:053156/0223 Effective date: 20200212 |