US20140345117A1 - Semiconductor device with thermal dissipation lead frame - Google Patents
Semiconductor device with thermal dissipation lead frame Download PDFInfo
- Publication number
- US20140345117A1 US20140345117A1 US14/455,945 US201414455945A US2014345117A1 US 20140345117 A1 US20140345117 A1 US 20140345117A1 US 201414455945 A US201414455945 A US 201414455945A US 2014345117 A1 US2014345117 A1 US 2014345117A1
- Authority
- US
- United States
- Prior art keywords
- lead
- die pad
- die
- thermal
- lead fingers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 83
- 238000000034 method Methods 0.000 claims description 24
- 230000008878 coupling Effects 0.000 claims description 6
- 238000010168 coupling process Methods 0.000 claims description 6
- 238000005859 coupling reaction Methods 0.000 claims description 6
- 238000005538 encapsulation Methods 0.000 abstract description 10
- 239000000463 material Substances 0.000 abstract description 8
- 238000010586 diagram Methods 0.000 description 8
- 239000004593 Epoxy Substances 0.000 description 3
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 229910000679 solder Inorganic materials 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 238000005520 cutting process Methods 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 238000000465 moulding Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 238000004080 punching Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- 229910000990 Ni alloy Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 125000003700 epoxy group Chemical group 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 238000005549 size reduction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4825—Connection or disconnection of other leads to or from flat leads, e.g. wires, bumps, other flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/12—Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49568—Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49004—Electrical device making including measuring or testing of device or component part
Definitions
- the present invention relates to semiconductor packaging and, more particularly, to a lead frame for a semiconductor device that provides thermal dissipation.
- a semiconductor die is an integrated circuit formed on a semiconductor wafer, such as a silicon wafer. Such a die is typically cut from the wafer and packaged using a lead frame to form a semiconductor device.
- the lead frame is a metal frame, usually of copper or nickel alloy, that supports the die and provides the external electrical connections for the packaged chip.
- the lead frame usually includes a flag or die pad, and associated lead fingers (leads).
- the semiconductor die is attached to the flag and bond pads on the die are electrically connected to the lead fingers of the lead frame with bond wires.
- the die and bond wires are encapsulated with a protective encapsulation material to form a semiconductor device.
- the lead fingers either project outwardly from the encapsulation or are at least flush with the encapsulation but exposed so they can be used as terminals, allowing the semiconductor device to be electrically connected directly to other devices or to a printed circuit board (PCB).
- PCB printed circuit board
- semiconductor devices are being manufactured with an increased functionality to package pin count (external terminal or I/O count). This is partly because of improved silicon die fabrication techniques that allow die size reductions and thus a semiconductor die can be encapsulated to a form relatively small semiconductor device.
- high density packages have greater power dissipation requirements than lower density packages.
- the techniques used to dissipate power, primarily in the form of heat, can be a significant cost of the package. Such techniques include: thick die pads with conductive die pad epoxies or high temperature solders for attaching a die to the die pad; dedicated leads integral with the die pad; a heat sink attached to an underside of the die pad; and enlarged electrically obsolete lead frame corner regions that provide a heat sink. All of these techniques compromise package cost or space and are not necessarily directed to thermal dissipation of heat generated at specific thermal hot spot regions of the die.
- FIG. 1 is a plan view of part of a lead frame sheet comprising an electrically conductive initial lead frame structure
- FIG. 2 illustrates a schematic block diagram of a circuit formed on a semiconductor die
- FIG. 3 illustrates the initial lead frame structure of FIG. 1 when the layout of the semiconductor die of FIG. 2 has been super-imposed onto a die pad of the initial lead frame structure in accordance with a preferred embodiment of the present invention
- FIG. 4 illustrates the initial lead frame structure of FIG. 1 with an identified thermal hot spot region on a die pad of the initial lead frame structure, in accordance with a preferred embodiment of the present invention
- FIG. 5 illustrates a lead frame that is a modified version of the initial lead frame structure of FIG. 1 in accordance with a preferred embodiment of the present invention
- FIG. 6 illustrates a partly fabricated semiconductor package comprising the lead frame of FIG. 5 , in accordance with a preferred embodiment of the present invention
- FIG. 7 illustrates a semiconductor package comprising the partly fabricated semiconductor package of FIG. 6 , in accordance with a preferred embodiment of the present invention
- FIG. 8 illustrates a lead frame that is a modified version of the initial lead frame structure of FIG. 1 , in accordance with another preferred embodiment of the present invention
- FIG. 9 illustrates a semiconductor device comprising the lead frame of FIG. 8 , in accordance with another preferred embodiment of the present invention.
- FIG. 10 is a flow chart illustrating a method designing a lead frame for a semiconductor device in accordance with another preferred embodiment of the present invention.
- the present invention provides for a method of designing a lead frame for use in assembling a semiconductor device.
- the lead frame is designed from an initial lead frame structure comprising a frame enclosing a die pad, die pad support members coupling the die pad to the frame, and a plurality of lead fingers extending from the frame towards the die pad, each of the lead fingers having a distal end at the frame and proximal end close to but spaced from an edge of the die pad.
- the method includes determining at least one thermal hot spot region of the die (or of the die pad when a semiconductor die is attached to it), the thermal hot spot region being determined from estimated power consumption values of regions of the semiconductor die.
- This thermal hot spot region may be identified as a region that has a power output per square mm of functional die surface area that is greater than a mean power output per square mm of the total functional die surface area.
- the method also includes modifying the initial frame structure to provide a lead frame with at least one thermal dissipating lead finger selected from the plurality of lead fingers that has a proximal end closer to the edge of the die pad than proximal ends of lead fingers adjacent to the at least one thermal dissipating lead finger.
- the method also performs making the lead frame, wherein the at least one thermal dissipating lead finger is the closest lead finger to the thermal hot spot region.
- the present invention provides for a semiconductor device including a lead frame having a die pad and a plurality of lead fingers that surround the die pad.
- a semiconductor die is attached to the die pad.
- the plurality of lead fingers are spaced from and project outwardly from the die pad.
- Each of the lead fingers has a proximal end close to but spaced from an edge of the die pad and a distal end farther from the die pad.
- Bond wires electrically couple bonding pads on the semiconductor die to respective said proximal ends of the lead fingers, and an encapsulation material covers the bond wires, semiconductor die and the proximal ends of the lead fingers.
- At least one thermal dissipating lead finger selected from the plurality of lead fingers has a proximal end closer to the edge of the die pad than proximal ends of lead fingers adjacent to the at least one thermal dissipating lead finger.
- the present invention provides a lead frame comprising a die pad, a frame enclosing the die pad and die pad support members coupling the die pad to the frame.
- a plurality of lead fingers extend from the frame towards the die pad, each of the lead fingers having a distal end at the frame and a proximal end close to but spaced from an edge of the die pad.
- At least one thermal dissipating lead finger selected from the plurality of lead fingers has a proximal end closer to the edge of the die pad than proximal ends of lead fingers adjacent to the at least one thermal dissipating lead finger.
- the initial lead frame structure 100 includes a frame 101 surrounding and enclosing a die pad 102 .
- the die pad support members 103 coupling the die pad 102 to the frame 101 .
- the die pad support members 103 extend from corners 104 of the die pad 102 to corners 105 of the frame 101 .
- Each of the lead fingers has a distal end 107 at the frame 101 and a proximal end 108 close to but spaced from an edge 109 of the die pad 102 .
- the semiconductor die 200 includes a Random Access Memory (RAM) module region 205 , an Analogue to Digital Converter (ADC) module region 206 , a Digital to Analogue Converter (DAC) region 207 , a Data Flash module region 208 , a Program Flash module region 209 and a High Power Dissipation Bank (HPDB) module region 210 .
- the High Power Dissipation Bank (HPDB) module region 210 can include, for instance, a ballast circuit or a fast switching circuit.
- This layout of the semiconductor die 200 essentially shows a functional semiconductor die surface area of active regions as will be apparent to a person skilled in the art.
- Thermal Hot spot regions of the semiconductor die 200 are determined by estimating the power consumption for each module region 205 to 210 by the following calculation:
- region 210 can be considered a thermal hot spot region. More specifically, a region is considered as a thermal hot spot region if its power output per square mm of semiconductor die surface area is greater than other regions. Also, there may be more than one thermal hot spot region. Hence, as a guideline, a thermal hot spot region can be considered as a region that has a power output per square mm of functional semiconductor die surface area which is at least 10% above the mean power output per square mm of the total functional semiconductor die surface area.
- a thermal hot spot region can be considered as a region that has a power output per square mm of functional semiconductor die surface area which is at least 20% above the mean power output per square mm of the total functional semiconductor die surface area. It will therefore be understood that a thermal hot spot region is a relative term and in general a thermal hot spot region will have a power output per square mm of functional semiconductor die surface area that is greater than the mean power output per square mm of the total functional semiconductor die surface area.
- thermal hot spot regions which in this example is the High Power Dissipation Bank (HPDB) module region 210 , at least some of the layout of the semiconductor die 200 can be superimposed onto the die pad 102 .
- HPDB High Power Dissipation Bank
- FIG. 3 illustrates the initial lead frame structure 100 when all the block layout of the semiconductor die 200 has been superimposed onto the die pad 102 in accordance with a preferred embodiment of the present invention.
- this thermal hot spot region 410 is the region 210 superimposed on the die pad 102 .
- the closest lead fingers 106 to this thermal hot spot region 210 are the prior mentioned fingers identified by reference numerals 301 and 302 .
- the lead frame 500 has a at least one thermal dissipating lead finger 501 selected from the plurality of lead fingers 106 that have proximal ends 108 closer to the edge 109 of the die pad 102 than proximal ends 108 of lead fingers 503 , 504 adjacent to the thermal dissipating lead fingers 501 .
- there are two thermal dissipating lead fingers 501 comprising the fingers identified by reference numerals 301 and 302 .
- the lead fingers 106 comprise lead finger groups, 510 , 511 , 512 , 513 disposed in gaps between the die pad support members 103 , and the thermal dissipating lead fingers 501 are located away from the die pad support members 103 . More specifically, in this example the thermal dissipating lead fingers 501 are centrally located between the die pad support members 103 . Also, the thermal dissipating lead fingers 501 are ideally spaced from the proximal edge 109 of the die pad 102 by a minimum distance requirement as stipulated by lead frame design rules.
- the part fabricated semiconductor package 600 has a semiconductor die 601 mounted to the die pad 102 by a suitable epoxy or solder.
- This semiconductor die 601 has the same layout as the schematic block diagram layout of the semiconductor die 200 .
- the schematic block diagram layout of the semiconductor die 200 is the schematic block diagram layout of the semiconductor die 601 and the semiconductor die 601 is positioned on the die pad so that the High Power Dissipation Bank (HPDB) module region 210 is located as previously illustrated in FIG. 3 .
- HPDB High Power Dissipation Bank
- the part fabricated semiconductor package 600 has bond wires 602 electrically coupling bonding pads 303 on the semiconductor die 601 to respective proximal ends 108 of the lead fingers 106 .
- FIG. 7 there is illustrated a semiconductor package 700 comprising the part fabricated semiconductor package 600 , in accordance with a preferred embodiment of the present invention.
- the semiconductor package 700 has been separated (singulated) from the frame 101 of the lead frame 500 by cutting or punching.
- the lead fingers 106 have also been trimmed and formed as required as will be apparent to a person skilled in the art.
- an encapsulation material 710 (shown in phantom) covering the bond wires 602 , semiconductor die 601 and the proximal ends 108 of all the lead fingers 106 .
- the encapsulation material 710 is a molding compound that is injection molded to the lead frame 500 .
- the lead fingers 106 are spaced from and project outwardly from the die pad 102 and each of the lead fingers 106 has a proximal end 108 close to but spaced from an edge of the die pad and a distal end 107 farther from the die pad 102 .
- the distal ends 107 are formed (bent) to form a seating plane for the semiconductor package 700 and provide for electrical connection to pads of a circuit board.
- the thermal dissipating lead fingers 501 selected from the lead fingers 106 have proximal ends 108 closer to the edge of the die pad 102 than proximal ends 102 of lead fingers 503 , 504 adjacent to the thermal dissipating lead fingers 501 .
- each lead finger 301 comprising thermal dissipating lead fingers 501 provides a lower die to board thermal resistance than the lead fingers 106 that are adjacent to the thermal dissipating lead fingers 501 .
- These thermal dissipating lead fingers 501 are the closest lead fingers to a thermal hot spot region of the semiconductor die 601 which is region 401 (the location of the High Power Dissipation Bank (HPDB) module region 210 ).
- the lead frame 800 has at least one first thermal dissipating lead finger 801 selected from the plurality of lead fingers 106 that have proximal ends 108 closer to the edge 109 of the die pad 102 than proximal ends 108 of lead fingers 803 , 804 adjacent to the thermal dissipating lead fingers 801 .
- the least one first thermal dissipating lead finger 801 is a single lead finger 802 . This single lead finger 802 is closest to an identified thermal hot spot region 810 as determined in an identical or similar manner to that described above.
- the single lead finger 802 has a lateral projection 815 extending from its proximal end, and in this embodiment the lateral projection has an edge 816 parallel to a closest edge 109 of the die pad 102 .
- This lateral projection 815 is extends laterally relative to a longitudinal axis of the single lead finger 802 and extends in a gap 817 between the edge 109 of the die pad 102 and at least one of the lead fingers 106 .
- thermal dissipating lead finger 805 selected from the plurality of lead fingers 106 that have proximal ends 108 closer to the edge 109 of the die pad 102 than proximal ends 108 of lead fingers 806 , 807 adjacent to the thermal dissipating lead finger 805 .
- the thermal dissipating lead fingers 805 are closest to an identified thermal hot spot region 811 as determined in an identical or similar manner to that described above.
- the lead fingers 106 comprise lead finger groups, 810 , 811 , 812 , 813 disposed in gaps between the die pad support members 103 , and the thermal dissipating lead finger 801 is located away from the die pad support members 103 . More specifically, in this example the thermal dissipating lead finger 801 is centrally located between the die pad support members 103 , whereas the thermal dissipating lead fingers 805 are not centrally located between the die pad support members 103 . Also, the thermal dissipating lead fingers 801 , 805 are ideally spaced from respective proximal edges 109 of the die pad 102 by a minimum allowable distance requirement as stipulated by lead frame design rules as will be apparent to a person skilled in the art.
- the semiconductor package 900 has a semiconductor die 901 mounted to the die pad 102 by a suitable epoxy or solder.
- This semiconductor die 901 has the same layout as the schematic block diagram layout of the semiconductor die 200 .
- the schematic block diagram layout of the semiconductor die 200 is the schematic block diagram layout of the semiconductor die 901 and is positioned so that the High Power Dissipation Bank (HPDB) module region 210 is located as previously illustrated in FIG. 3 .
- the part fabricated semiconductor package 900 has bond wires 902 electrically coupling bonding pads 903 on the semiconductor die 901 to respective proximal ends 108 of the lead fingers 106 .
- the semiconductor package 900 has been separated (singulated) from the frame 101 of the lead frame 800 by cutting or punching.
- the lead fingers 106 have also been trimmed and formed as required as will be apparent to a person skilled in the art.
- the encapsulation material 910 is a molding compound that is injection molded to the lead frame 800 .
- the lead fingers 106 are spaced from and project outwardly from the die pad 102 and each of the lead fingers 106 has a proximal end 108 close to but spaced from an edge of the die pad 102 and a distal end 107 farther from the die pad 102 .
- the distal ends 107 are formed (bent) to form a seating plane for the semiconductor package 900 and provide for electrical connection to pads of a circuit board.
- both the first and second thermal dissipating lead fingers 801 , 805 have proximal ends 108 closer to the edge of the die pad 102 than proximal ends 102 of lead fingers 803 , 804 and 806 , 807 .
- each lead of the thermal dissipating lead finger lead fingers 801 , 805 provides a lower die to board thermal resistance than the lead fingers 106 that are adjacent to either of these thermal dissipating lead fingers 801 , 805 . Also, these thermal dissipating lead fingers 801 , 805 are the closest lead fingers to their respective thermal hot spot regions 810 , 811 .
- the lead frame is designed from a lead frame structure such as the initial lead frame structure 100 which can be an actual or computer generated representation of such a structure.
- the lead frame structure can be considered to be the initial lead frame structure 100 .
- the method 1000 at a determining bock 1010 performs a process of determining at least one thermal hot spot region of the die pad 102 of when a semiconductor die is attached to the die pad.
- the thermal hot spot region is determined from estimated power consumption values of regions of the semiconductor die as described above.
- the method 1000 performs a process of modifying the initial frame structure to provide a lead frame with at least one thermal dissipating lead finger selected from the plurality of lead fingers.
- the lead frame can be considered to be the lead frame 500 and the at least one thermal dissipating lead finger 501 has a proximal end closer to the edge of the die pad 102 than proximal ends of lead fingers 106 adjacent to the at least one thermal dissipating lead finger 501 .
- the method 1000 at a making block 1030 , then provides for making the lead frame 500 such that the at least one thermal dissipating lead finger 501 are the closest lead finger to the thermal hot spot region.
- the present invention potentially reduces or alleviates the need for relatively expensive power dissipation techniques for some semiconductor packages.
- the present invention also provides for thermal dissipation of hot spot regions whilst keeping most of the lead fingers 106 at a suitable distance from the die pad 102 to provide a finger to die pad gap.
- This finger to die pad gap is sufficiently large to allow the encapsulation material 710 or 910 to be injection molded between most or all of the lead fingers 106 and the die pad 102 which improves the structural integrity and reliability semiconductor packages made from the lead frames made in accordance with the present invention.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
Description
- The present invention relates to semiconductor packaging and, more particularly, to a lead frame for a semiconductor device that provides thermal dissipation.
- A semiconductor die is an integrated circuit formed on a semiconductor wafer, such as a silicon wafer. Such a die is typically cut from the wafer and packaged using a lead frame to form a semiconductor device. The lead frame is a metal frame, usually of copper or nickel alloy, that supports the die and provides the external electrical connections for the packaged chip. The lead frame usually includes a flag or die pad, and associated lead fingers (leads). The semiconductor die is attached to the flag and bond pads on the die are electrically connected to the lead fingers of the lead frame with bond wires. The die and bond wires are encapsulated with a protective encapsulation material to form a semiconductor device. The lead fingers either project outwardly from the encapsulation or are at least flush with the encapsulation but exposed so they can be used as terminals, allowing the semiconductor device to be electrically connected directly to other devices or to a printed circuit board (PCB).
- Semiconductor devices are being manufactured with an increased functionality to package pin count (external terminal or I/O count). This is partly because of improved silicon die fabrication techniques that allow die size reductions and thus a semiconductor die can be encapsulated to a form relatively small semiconductor device. However, high density packages have greater power dissipation requirements than lower density packages. The techniques used to dissipate power, primarily in the form of heat, can be a significant cost of the package. Such techniques include: thick die pads with conductive die pad epoxies or high temperature solders for attaching a die to the die pad; dedicated leads integral with the die pad; a heat sink attached to an underside of the die pad; and enlarged electrically obsolete lead frame corner regions that provide a heat sink. All of these techniques compromise package cost or space and are not necessarily directed to thermal dissipation of heat generated at specific thermal hot spot regions of the die.
- The invention, together with objects and advantages thereof, may best be understood by reference to the following description of preferred embodiments together with the accompanying drawings in which:
-
FIG. 1 is a plan view of part of a lead frame sheet comprising an electrically conductive initial lead frame structure; -
FIG. 2 illustrates a schematic block diagram of a circuit formed on a semiconductor die; -
FIG. 3 illustrates the initial lead frame structure ofFIG. 1 when the layout of the semiconductor die ofFIG. 2 has been super-imposed onto a die pad of the initial lead frame structure in accordance with a preferred embodiment of the present invention; -
FIG. 4 illustrates the initial lead frame structure ofFIG. 1 with an identified thermal hot spot region on a die pad of the initial lead frame structure, in accordance with a preferred embodiment of the present invention; -
FIG. 5 illustrates a lead frame that is a modified version of the initial lead frame structure ofFIG. 1 in accordance with a preferred embodiment of the present invention; -
FIG. 6 illustrates a partly fabricated semiconductor package comprising the lead frame ofFIG. 5 , in accordance with a preferred embodiment of the present invention; -
FIG. 7 illustrates a semiconductor package comprising the partly fabricated semiconductor package ofFIG. 6 , in accordance with a preferred embodiment of the present invention; -
FIG. 8 illustrates a lead frame that is a modified version of the initial lead frame structure ofFIG. 1 , in accordance with another preferred embodiment of the present invention; -
FIG. 9 illustrates a semiconductor device comprising the lead frame ofFIG. 8 , in accordance with another preferred embodiment of the present invention; and -
FIG. 10 is a flow chart illustrating a method designing a lead frame for a semiconductor device in accordance with another preferred embodiment of the present invention. - The detailed description set forth below in connection with the appended drawings is intended as a description of presently preferred embodiments of the invention, and is not intended to represent the only forms in which the present invention may be practiced. It is to be understood that the same or equivalent functions may be accomplished by different embodiments that are intended to be encompassed within the spirit and scope of the invention. In the drawings, like numerals are used to indicate like elements throughout. Furthermore, terms “comprises,” “comprising,” or any other variation thereof, are intended to cover a non-exclusive inclusion, such that module, circuit, device components, method steps and structures that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such module, circuit, steps or device components. An element or step proceeded by “comprises” does not, without more constraints, preclude the existence of additional identical elements or steps that comprises the element or step.
- Certain features in the drawings have been enlarged for ease of illustration and the drawings and the elements thereof are not necessarily in proper proportion. Further, the invention is shown embodied in a quad flat pack (QFP) type package. However, those of ordinary skill in the art will readily understand the details of the invention and that the invention is applicable to all leaded package types and their variations.
- In one embodiment, the present invention provides for a method of designing a lead frame for use in assembling a semiconductor device. The lead frame is designed from an initial lead frame structure comprising a frame enclosing a die pad, die pad support members coupling the die pad to the frame, and a plurality of lead fingers extending from the frame towards the die pad, each of the lead fingers having a distal end at the frame and proximal end close to but spaced from an edge of the die pad. The method includes determining at least one thermal hot spot region of the die (or of the die pad when a semiconductor die is attached to it), the thermal hot spot region being determined from estimated power consumption values of regions of the semiconductor die. This thermal hot spot region may be identified as a region that has a power output per square mm of functional die surface area that is greater than a mean power output per square mm of the total functional die surface area. The method also includes modifying the initial frame structure to provide a lead frame with at least one thermal dissipating lead finger selected from the plurality of lead fingers that has a proximal end closer to the edge of the die pad than proximal ends of lead fingers adjacent to the at least one thermal dissipating lead finger. The method also performs making the lead frame, wherein the at least one thermal dissipating lead finger is the closest lead finger to the thermal hot spot region.
- In another embodiment, the present invention provides for a semiconductor device including a lead frame having a die pad and a plurality of lead fingers that surround the die pad. A semiconductor die is attached to the die pad. The plurality of lead fingers are spaced from and project outwardly from the die pad. Each of the lead fingers has a proximal end close to but spaced from an edge of the die pad and a distal end farther from the die pad. Bond wires electrically couple bonding pads on the semiconductor die to respective said proximal ends of the lead fingers, and an encapsulation material covers the bond wires, semiconductor die and the proximal ends of the lead fingers. At least one thermal dissipating lead finger selected from the plurality of lead fingers has a proximal end closer to the edge of the die pad than proximal ends of lead fingers adjacent to the at least one thermal dissipating lead finger.
- In a further embodiment, the present invention provides a lead frame comprising a die pad, a frame enclosing the die pad and die pad support members coupling the die pad to the frame. A plurality of lead fingers extend from the frame towards the die pad, each of the lead fingers having a distal end at the frame and a proximal end close to but spaced from an edge of the die pad. At least one thermal dissipating lead finger selected from the plurality of lead fingers has a proximal end closer to the edge of the die pad than proximal ends of lead fingers adjacent to the at least one thermal dissipating lead finger.
- Referring now to
FIG. 1 , a plan view of part of alead frame sheet 120 comprising an electrically conductive initiallead frame structure 100 is shown. As will be apparent to a person skilled in the art thelead frame structure 100 is one of many identical structures formed on thelead frame sheet 120 that is typically a single electrically conductive metal sheet. The initiallead frame structure 100 includes aframe 101 surrounding and enclosing adie pad 102. There are diepad support members 103 coupling the diepad 102 to theframe 101. The diepad support members 103 extend fromcorners 104 of the diepad 102 tocorners 105 of theframe 101. There is also a plurality oflead fingers 106 extending from theframe 101 towards thedie pad 102. Each of the lead fingers has adistal end 107 at theframe 101 and aproximal end 108 close to but spaced from anedge 109 of thedie pad 102. - Referring to
FIG. 2 there is illustrated a schematic block diagram layout of asemiconductor die 200. This layout is for illustration purposes only and includesboundary edges module region 205, an Analogue to Digital Converter (ADC)module region 206, a Digital to Analogue Converter (DAC)region 207, a Data Flashmodule region 208, a Program Flashmodule region 209 and a High Power Dissipation Bank (HPDB)module region 210. The High Power Dissipation Bank (HPDB)module region 210 can include, for instance, a ballast circuit or a fast switching circuit. This layout of the semiconductor die 200 essentially shows a functional semiconductor die surface area of active regions as will be apparent to a person skilled in the art. Thermal Hot spot regions of thesemiconductor die 200 are determined by estimating the power consumption for eachmodule region 205 to 210 by the following calculation: -
P=I*V; -
- where P is the power consumption per module region; I is the estimated current consumption of the module region, V is the voltage across the module region and is typically the Drain to Source voltage difference.
- If for example, the High Power Dissipation Bank (HPDB)
module region 210 has an estimated power output of 300 mWatts and the total combined estimated power output for the whole semiconductor die 200 is 967 mWatts thenregion 210 can be considered a thermal hot spot region. More specifically, a region is considered as a thermal hot spot region if its power output per square mm of semiconductor die surface area is greater than other regions. Also, there may be more than one thermal hot spot region. Hence, as a guideline, a thermal hot spot region can be considered as a region that has a power output per square mm of functional semiconductor die surface area which is at least 10% above the mean power output per square mm of the total functional semiconductor die surface area. However, for a semiconductor die that has many small functional modules, a more suitable guideline is that a thermal hot spot region can be considered as a region that has a power output per square mm of functional semiconductor die surface area which is at least 20% above the mean power output per square mm of the total functional semiconductor die surface area. It will therefore be understood that a thermal hot spot region is a relative term and in general a thermal hot spot region will have a power output per square mm of functional semiconductor die surface area that is greater than the mean power output per square mm of the total functional semiconductor die surface area. - Once thermal hot spot regions are identified, which in this example is the High Power Dissipation Bank (HPDB)
module region 210, at least some of the layout of the semiconductor die 200 can be superimposed onto thedie pad 102. -
FIG. 3 illustrates the initiallead frame structure 100 when all the block layout of the semiconductor die 200 has been superimposed onto thedie pad 102 in accordance with a preferred embodiment of the present invention. Once the relevant module regions are superimposed onto the die pad 102 (essentially just the estimated thermal hot spot regions are required), the location of the thermal hot spot HS region(s) (region 210) relative to thelead fingers 106 are determined. In other words, a die pad thermal hot spot region identified on thedie pad 102 is identified (determined) from the superimposedregion 210 and theclosest lead fingers 106 to this thermalhot spot region 210 are identified byreference numerals - Referring to
FIG. 4 , there is illustrated the initiallead frame structure 100 with a die pad thermalhot spot region 410 identified on thedie pad 102, in accordance with a preferred embodiment of the present invention. As mentioned above, this thermalhot spot region 410 is theregion 210 superimposed on thedie pad 102. As shown, theclosest lead fingers 106 to this thermalhot spot region 210 are the prior mentioned fingers identified byreference numerals - Referring to
FIG. 5 , there is illustrated alead frame 500 that is a modified version of the initiallead frame structure 100, in accordance with a preferred embodiment of the present invention. Thelead frame 500 has a at least one thermal dissipatinglead finger 501 selected from the plurality oflead fingers 106 that haveproximal ends 108 closer to theedge 109 of thedie pad 102 than proximal ends 108 oflead fingers lead fingers 501. In this specific embodiment, there are two thermal dissipatinglead fingers 501 comprising the fingers identified byreference numerals - As shown, the
lead fingers 106 comprise lead finger groups, 510, 511, 512, 513 disposed in gaps between the diepad support members 103, and the thermal dissipatinglead fingers 501 are located away from the diepad support members 103. More specifically, in this example the thermal dissipatinglead fingers 501 are centrally located between the diepad support members 103. Also, the thermal dissipatinglead fingers 501 are ideally spaced from theproximal edge 109 of thedie pad 102 by a minimum distance requirement as stipulated by lead frame design rules. - Referring to
FIG. 6 , there is illustrated a part fabricatedsemiconductor package 600 comprising thelead frame 500, in accordance with a preferred embodiment of the present invention. The part fabricatedsemiconductor package 600 has asemiconductor die 601 mounted to thedie pad 102 by a suitable epoxy or solder. This semiconductor die 601 has the same layout as the schematic block diagram layout of the semiconductor die 200. In other words, the schematic block diagram layout of the semiconductor die 200 is the schematic block diagram layout of the semiconductor die 601 and the semiconductor die 601 is positioned on the die pad so that the High Power Dissipation Bank (HPDB)module region 210 is located as previously illustrated inFIG. 3 . Thus the die pad thermalhot spot region 410 is proximal to the thermal dissipatinglead fingers 501. The part fabricatedsemiconductor package 600 hasbond wires 602 electrically coupling bonding pads 303 on the semiconductor die 601 to respective proximal ends 108 of thelead fingers 106. - Referring to
FIG. 7 , there is illustrated asemiconductor package 700 comprising the part fabricatedsemiconductor package 600, in accordance with a preferred embodiment of the present invention. Thesemiconductor package 700 has been separated (singulated) from theframe 101 of thelead frame 500 by cutting or punching. Thelead fingers 106 have also been trimmed and formed as required as will be apparent to a person skilled in the art. Also, there is an encapsulation material 710 (shown in phantom) covering thebond wires 602, semiconductor die 601 and the proximal ends 108 of all thelead fingers 106. Theencapsulation material 710 is a molding compound that is injection molded to thelead frame 500. - As shown, the
lead fingers 106 are spaced from and project outwardly from thedie pad 102 and each of thelead fingers 106 has aproximal end 108 close to but spaced from an edge of the die pad and adistal end 107 farther from thedie pad 102. The distal ends 107 are formed (bent) to form a seating plane for thesemiconductor package 700 and provide for electrical connection to pads of a circuit board. Furthermore, the thermal dissipatinglead fingers 501 selected from thelead fingers 106 haveproximal ends 108 closer to the edge of thedie pad 102 than proximal ends 102 oflead fingers lead fingers 501. Thus, eachlead finger 301 comprising thermal dissipatinglead fingers 501 provides a lower die to board thermal resistance than thelead fingers 106 that are adjacent to the thermal dissipatinglead fingers 501. These thermal dissipatinglead fingers 501 are the closest lead fingers to a thermal hot spot region of the semiconductor die 601 which is region 401 (the location of the High Power Dissipation Bank (HPDB) module region 210). - Referring to
FIG. 8 , there is illustrated alead frame 800 that is a modified version of the initiallead frame structure 100, in accordance with another preferred embodiment of the present invention. Thelead frame 800 has at least one first thermal dissipatinglead finger 801 selected from the plurality oflead fingers 106 that haveproximal ends 108 closer to theedge 109 of thedie pad 102 than proximal ends 108 oflead fingers lead fingers 801. In this specific embodiment, the least one first thermal dissipatinglead finger 801 is a singlelead finger 802. This singlelead finger 802 is closest to an identified thermalhot spot region 810 as determined in an identical or similar manner to that described above. Thesingle lead finger 802 has alateral projection 815 extending from its proximal end, and in this embodiment the lateral projection has anedge 816 parallel to aclosest edge 109 of thedie pad 102. Thislateral projection 815 is extends laterally relative to a longitudinal axis of thesingle lead finger 802 and extends in agap 817 between theedge 109 of thedie pad 102 and at least one of thelead fingers 106. - There also an at least one second thermal dissipating
lead finger 805 selected from the plurality oflead fingers 106 that haveproximal ends 108 closer to theedge 109 of thedie pad 102 than proximal ends 108 oflead fingers lead finger 805. Again, the thermal dissipatinglead fingers 805 are closest to an identified thermalhot spot region 811 as determined in an identical or similar manner to that described above. - As shown, the
lead fingers 106 comprise lead finger groups, 810, 811, 812, 813 disposed in gaps between the diepad support members 103, and the thermal dissipatinglead finger 801 is located away from the diepad support members 103. More specifically, in this example the thermal dissipatinglead finger 801 is centrally located between the diepad support members 103, whereas the thermal dissipatinglead fingers 805 are not centrally located between the diepad support members 103. Also, the thermal dissipatinglead fingers proximal edges 109 of thedie pad 102 by a minimum allowable distance requirement as stipulated by lead frame design rules as will be apparent to a person skilled in the art. - Referring to
FIG. 9 , there is illustrated asemiconductor package 900 comprising thelead frame 800, in accordance with another preferred embodiment of the present invention. Thesemiconductor package 900 has asemiconductor die 901 mounted to thedie pad 102 by a suitable epoxy or solder. This semiconductor die 901 has the same layout as the schematic block diagram layout of the semiconductor die 200. In other words, the schematic block diagram layout of the semiconductor die 200 is the schematic block diagram layout of the semiconductor die 901 and is positioned so that the High Power Dissipation Bank (HPDB)module region 210 is located as previously illustrated inFIG. 3 . The part fabricatedsemiconductor package 900 hasbond wires 902 electricallycoupling bonding pads 903 on the semiconductor die 901 to respective proximal ends 108 of thelead fingers 106. - The
semiconductor package 900 has been separated (singulated) from theframe 101 of thelead frame 800 by cutting or punching. Thelead fingers 106 have also been trimmed and formed as required as will be apparent to a person skilled in the art. Also, there is an encapsulation material 910 (shown in phantom) covering thebond wires 902, semiconductor die 901 and the proximal ends 108 of all thelead fingers 106. Theencapsulation material 910 is a molding compound that is injection molded to thelead frame 800. - As shown, the
lead fingers 106 are spaced from and project outwardly from thedie pad 102 and each of thelead fingers 106 has aproximal end 108 close to but spaced from an edge of thedie pad 102 and adistal end 107 farther from thedie pad 102. The distal ends 107 are formed (bent) to form a seating plane for thesemiconductor package 900 and provide for electrical connection to pads of a circuit board. Furthermore, both the first and second thermal dissipatinglead fingers proximal ends 108 closer to the edge of thedie pad 102 than proximal ends 102 oflead fingers finger lead fingers lead fingers 106 that are adjacent to either of these thermal dissipatinglead fingers lead fingers hot spot regions - Referring to
FIG. 10 , a flow chart of amethod 1000 of designing a lead frame for a semiconductor die package in accordance with another preferred embodiment of the present invention is shown. The lead frame is designed from a lead frame structure such as the initiallead frame structure 100 which can be an actual or computer generated representation of such a structure. By way of example, the lead frame structure can be considered to be the initiallead frame structure 100. - The
method 1000 at a determiningbock 1010 performs a process of determining at least one thermal hot spot region of thedie pad 102 of when a semiconductor die is attached to the die pad. The thermal hot spot region is determined from estimated power consumption values of regions of the semiconductor die as described above. Next, at a modifyingblock 1020, themethod 1000 performs a process of modifying the initial frame structure to provide a lead frame with at least one thermal dissipating lead finger selected from the plurality of lead fingers. By way of example the lead frame can be considered to be thelead frame 500 and the at least one thermal dissipatinglead finger 501 has a proximal end closer to the edge of thedie pad 102 than proximal ends oflead fingers 106 adjacent to the at least one thermal dissipatinglead finger 501. Themethod 1000, at amaking block 1030, then provides for making thelead frame 500 such that the at least one thermal dissipatinglead finger 501 are the closest lead finger to the thermal hot spot region. - Advantageously, the present invention potentially reduces or alleviates the need for relatively expensive power dissipation techniques for some semiconductor packages. The present invention also provides for thermal dissipation of hot spot regions whilst keeping most of the
lead fingers 106 at a suitable distance from thedie pad 102 to provide a finger to die pad gap. This finger to die pad gap is sufficiently large to allow theencapsulation material lead fingers 106 and thedie pad 102 which improves the structural integrity and reliability semiconductor packages made from the lead frames made in accordance with the present invention. - The description of the preferred embodiments of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or to limit the invention to the forms disclosed. It will be appreciated by those skilled in the art that changes could be made to the embodiments described above without departing from the broad inventive concept thereof. It is understood, therefore, that this invention is not limited to the particular embodiment disclosed, but covers modifications within the spirit and scope of the present invention as defined by the appended claims.
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/455,945 US20140345117A1 (en) | 2012-10-29 | 2014-08-11 | Semiconductor device with thermal dissipation lead frame |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/663,462 US8836092B2 (en) | 2012-10-29 | 2012-10-29 | Semiconductor device with thermal dissipation lead frame |
US14/455,945 US20140345117A1 (en) | 2012-10-29 | 2014-08-11 | Semiconductor device with thermal dissipation lead frame |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/663,462 Division US8836092B2 (en) | 2012-10-29 | 2012-10-29 | Semiconductor device with thermal dissipation lead frame |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140345117A1 true US20140345117A1 (en) | 2014-11-27 |
Family
ID=50546273
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/663,462 Active US8836092B2 (en) | 2012-10-29 | 2012-10-29 | Semiconductor device with thermal dissipation lead frame |
US14/455,945 Abandoned US20140345117A1 (en) | 2012-10-29 | 2014-08-11 | Semiconductor device with thermal dissipation lead frame |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/663,462 Active US8836092B2 (en) | 2012-10-29 | 2012-10-29 | Semiconductor device with thermal dissipation lead frame |
Country Status (1)
Country | Link |
---|---|
US (2) | US8836092B2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20200135632A1 (en) * | 2018-10-24 | 2020-04-30 | Texas Instruments Incorporated | Die isolation on a substrate |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5866939A (en) * | 1996-01-21 | 1999-02-02 | Anam Semiconductor Inc. | Lead end grid array semiconductor package |
US6975513B2 (en) * | 2003-05-14 | 2005-12-13 | Cyntec Co., Ltd. | Construction for high density power module package |
US20060156080A1 (en) * | 2004-12-10 | 2006-07-13 | Texas Instruments Incorporated | Method for the thermal testing of a thermal path to an integrated circuit |
US20070005152A1 (en) * | 2005-06-30 | 2007-01-04 | Ben Karr | Method and apparatus for monitoring power in integrated circuits |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5532905A (en) | 1994-07-19 | 1996-07-02 | Analog Devices, Inc. | Thermally enhanced leadframe for packages that utilize a large number of leads |
US5796159A (en) | 1995-11-30 | 1998-08-18 | Analog Devices, Inc. | Thermally efficient integrated circuit package |
US5905299A (en) | 1996-01-05 | 1999-05-18 | Texas Instruments, Inc. | Thermally enhanced thin quad flatpack package |
US5929514A (en) * | 1998-05-26 | 1999-07-27 | Analog Devices, Inc. | Thermally enhanced lead-under-paddle I.C. leadframe |
US6847103B1 (en) | 1999-11-09 | 2005-01-25 | Amkor Technology, Inc. | Semiconductor package with exposed die pad and body-locking leadframe |
JP3470111B2 (en) * | 2001-06-28 | 2003-11-25 | 松下電器産業株式会社 | Method for manufacturing resin-encapsulated semiconductor device |
US20030178719A1 (en) | 2002-03-22 | 2003-09-25 | Combs Edward G. | Enhanced thermal dissipation integrated circuit package and method of manufacturing enhanced thermal dissipation integrated circuit package |
US7554194B2 (en) | 2006-11-08 | 2009-06-30 | Amkor Technology, Inc. | Thermally enhanced semiconductor package |
US8021907B2 (en) | 2008-06-09 | 2011-09-20 | Stats Chippac, Ltd. | Method and apparatus for thermally enhanced semiconductor package |
US8018051B2 (en) | 2009-02-02 | 2011-09-13 | Maxim Integrated Products, Inc. | Thermally enhanced semiconductor package |
EP2581937B1 (en) * | 2010-06-11 | 2017-09-06 | Panasonic Intellectual Property Management Co., Ltd. | Resin-sealed semiconductor device and method for manufacturing same |
-
2012
- 2012-10-29 US US13/663,462 patent/US8836092B2/en active Active
-
2014
- 2014-08-11 US US14/455,945 patent/US20140345117A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5866939A (en) * | 1996-01-21 | 1999-02-02 | Anam Semiconductor Inc. | Lead end grid array semiconductor package |
US6975513B2 (en) * | 2003-05-14 | 2005-12-13 | Cyntec Co., Ltd. | Construction for high density power module package |
US20060156080A1 (en) * | 2004-12-10 | 2006-07-13 | Texas Instruments Incorporated | Method for the thermal testing of a thermal path to an integrated circuit |
US20070005152A1 (en) * | 2005-06-30 | 2007-01-04 | Ben Karr | Method and apparatus for monitoring power in integrated circuits |
Also Published As
Publication number | Publication date |
---|---|
US8836092B2 (en) | 2014-09-16 |
US20140117521A1 (en) | 2014-05-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9287231B2 (en) | Package structure with direct bond copper substrate | |
KR101505551B1 (en) | Semiconductor power module package with temperature sensor mounted thereon and method of fabricating the same | |
US8358017B2 (en) | Semiconductor package featuring flip-chip die sandwiched between metal layers | |
KR920008248B1 (en) | Semiconductor device | |
US5679975A (en) | Conductive encapsulating shield for an integrated circuit | |
US7701054B2 (en) | Power semiconductor module and method for its manufacture | |
US7957158B2 (en) | Circuit device | |
US7902649B2 (en) | Leadframe for leadless package, structure and manufacturing method using the same | |
US8994161B2 (en) | Semiconductor device package and methods for producing same | |
JP2009135444A (en) | Package for power semiconductor device | |
US20040124508A1 (en) | High performance chip scale leadframe package and method of manufacturing the package | |
US10163752B2 (en) | Semiconductor device | |
US8288847B2 (en) | Dual die semiconductor package | |
JP2008532278A (en) | Integrated circuit package device, lead frame and electronic device with additional contact pads | |
US20150270194A1 (en) | Electronic component and leadframe | |
CN117542821A (en) | Semiconductor device and lead frame for semiconductor device | |
JP4326275B2 (en) | Semiconductor device | |
US7763959B2 (en) | Heat slug for package structure | |
US10964627B2 (en) | Integrated electronic device having a dissipative package, in particular dual side cooling package | |
US8836092B2 (en) | Semiconductor device with thermal dissipation lead frame | |
KR20230144969A (en) | Discrete power semiconductor package | |
US10529644B2 (en) | Semiconductor device | |
US20150228601A1 (en) | Substrate with corner cut-outs and semiconductor device assembled therewith | |
US7492038B2 (en) | Semiconductor device | |
CN106158810B (en) | Leadframe with deflected tie bars for IC package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:VERMA, CHETAN;MISHRA, PIYUSH KUMAR;NG, CHEONG CHIANG;SIGNING DATES FROM 20121022 TO 20121023;REEL/FRAME:033502/0454 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YORK Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:034160/0370 Effective date: 20141030 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YORK Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:034153/0027 Effective date: 20141030 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YORK Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:034160/0351 Effective date: 20141030 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:034160/0370 Effective date: 20141030 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:034153/0027 Effective date: 20141030 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:034160/0351 Effective date: 20141030 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037357/0921 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037458/0460 Effective date: 20151207 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037458/0502 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:038017/0058 Effective date: 20160218 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SUPPLEMENT TO THE SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039138/0001 Effective date: 20160525 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:039361/0212 Effective date: 20160218 |
|
AS | Assignment |
Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042762/0145 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042985/0001 Effective date: 20160218 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050744/0097 Effective date: 20190903 Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050745/0001 Effective date: 20190903 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051030/0001 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184 Effective date: 20160218 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001 Effective date: 20160912 |