US20140131897A1 - Warpage Control for Flexible Substrates - Google Patents

Warpage Control for Flexible Substrates Download PDF

Info

Publication number
US20140131897A1
US20140131897A1 US13/782,109 US201313782109A US2014131897A1 US 20140131897 A1 US20140131897 A1 US 20140131897A1 US 201313782109 A US201313782109 A US 201313782109A US 2014131897 A1 US2014131897 A1 US 2014131897A1
Authority
US
United States
Prior art keywords
flex substrate
adhesive layer
attaching
layer
rigid layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/782,109
Inventor
Chen-Hua Yu
Shih Ting Lin
Jing-Cheng Lin
Shang-Yun Hou
Szu Wei Lu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority to US13/782,109 priority Critical patent/US20140131897A1/en
Assigned to TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. reassignment TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HOU, SHANG-YUN, LIN, JING-CHENG, LIN, SHIH TING, LU, SZU WEI, YU, CHEN-HUA
Priority to KR1020130090812A priority patent/KR20140063388A/en
Priority to TW102140426A priority patent/TWI548319B/en
Publication of US20140131897A1 publication Critical patent/US20140131897A1/en
Priority to US14/310,377 priority patent/US9502271B2/en
Priority to KR1020150120038A priority patent/KR20150103648A/en
Priority to KR1020160059345A priority patent/KR101698720B1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H01L21/58—
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/4985—Flexible insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/145—Organic substrates, e.g. plastic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5387—Flexible insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/562—Protection against mechanical damage
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05601—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/05609—Indium [In] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05601—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/05611—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/05698—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/05699—Material of the matrix
    • H01L2224/05794—Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/057 - H01L2224/05791
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/05698—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/05798—Fillers
    • H01L2224/05799—Base material
    • H01L2224/058—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13109—Indium [In] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13199—Material of the matrix
    • H01L2224/13294—Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/132 - H01L2224/13291
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298—Fillers
    • H01L2224/13299—Base material
    • H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81007—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a permanent auxiliary member being left in the finished device, e.g. aids for holding or protecting the bump connector during or after the bonding process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81192—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399—Material
    • H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81401—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/81409—Indium [In] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399—Material
    • H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81401—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/81411—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399—Material
    • H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81417—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/81424—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399—Material
    • H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/81444—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399—Material
    • H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/81447—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H01L2224/81815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83007—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a permanent auxiliary member being left in the finished device, e.g. aids for holding or protecting the layer connector during or after the bonding process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15151—Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3511—Warping

Definitions

  • a flexible substrate (also referred herein to as a “flex” substrate) is a substrate that provides for flexible movement. Flex substrates provide advantages over non-flexible substrates in applications where a device may be subjected to movements such as bending, twisting or the like. Semiconductor devices, integrated circuits or the like can be electrically coupled to flex substrates. Differences in material properties between a flex substrate and a device being coupled to the flex substrate can degrade electrical connections between the device and the flex substrate. For example, differences between coefficients of thermal expansion for a flex substrate and for a device electrically coupled to the flex substrate can cause strain on the electrical connections between the device and the flex substrate.
  • FIGS. 1A-1D illustrate cross-sectional views of intermediate stages of forming a warpage control device according to an embodiment
  • FIGS. 2A-2D illustrate cross-sectional views of intermediate stages of forming a warpage control device according to another embodiment
  • FIGS. 3A-3B illustrate cross-sectional views of various warpage control devices according to various embodiments.
  • embodiments provide a warpage control device that limits warpage or bow of a flex substrate.
  • the warpage control device may be applied either prior to or following a reflow process wherein a device may be electrically coupled to the flex substrate.
  • the warpage control device may provide support for the flex substrate to aid in maintaining the integrity of electrical connections between a device and a flex substrate throughout various manufacturing, fabrication and/or testing processes.
  • the warpage control device may also provide support for the flex substrate to aid in maintaining the integrity of electrical connections between a device and a flex substrate in various operating environments, conditions or applications.
  • FIGS. 1A-1D illustrate cross-sectional views of intermediate stages of forming a warpage control device 140 according to an embodiment.
  • a flex substrate 110 may include a first side 110 a and a second side 110 b.
  • a plurality of solder bumps and/or bonding pads 112 may be formed on the first side 110 a of the flex substrate.
  • An adhesive layer 120 and a rigid layer 130 which together may comprise the warpage control device 140 , may be attached to the second side 110 b of the flex substrate 110 .
  • the warpage control device 140 may be formed on an area of the second side 110 b that may be opposite the plurality of solder bumps and/or bonding pads 112 formed on the first side 110 a of the flex substrate 110 .
  • the flex substrate 110 may comprise polymer films, such as polyethylene terephthalate, kapton, polyimide or the like, flexible plastic substrates, transparent conductive polyester films or other like materials.
  • the adhesive layer 120 may comprise epoxy, a polymer, glue, an adhesive agent or the like disposed between the rigid layer 130 and the flex substrate 110 .
  • the rigid layer 130 may comprise a metal, a plastic, a polymer, a semiconductor material, a quartz, a ceramic or other material that may provide a rigid or semi-rigid support to the flex substrate 110 .
  • a material may be chosen for the rigid layer 130 that may have a higher bulk modulus as compared to that of the flex substrate 110 .
  • the rigid layer 130 may comprise a plurality of layers (not shown).
  • the warpage control device 140 may, in an embodiment, be attached to the flex substrate 110 before electrically coupling another device (discussed below) to the flex substrate 110 . Placing the warpage control device 140 on the flex substrate 110 before electrically coupling the other device (discussed below) to the flex substrate 110 may aid in minimizing warpage or bow of the flex substrate 110 during the electrical coupling of the other device (discussed below) and/or subsequent manufacturing processes.
  • the methods for attaching the warpage control device 140 on the flex substrate 110 may vary.
  • the adhesive layer 120 may first be formed on the second side 110 b of flex substrate 110 and then the rigid layer 130 may be applied to the adhesive layer 120 .
  • the adhesive layer 120 may be formed on the second side 110 b of the flex substrate 110 using processes such as, for example, lamination, spraying, dipping, brushing or the like.
  • the rigid layer 130 may, for example, be pressed, fused, laminated, affixed or applied onto the adhesive layer 120 to form the warpage control device 140 .
  • the adhesive layer 120 may first be formed on the rigid layer 130 and then the combined adhesive layer 120 and rigid layer 130 may be attached to the second side 120 b of the flex substrate 110 to form the warpage control device 140 .
  • the adhesive layer 120 may be formed on the rigid layer 130 using processes such as, for example, lamination, spraying, dipping, brushing or the like.
  • the rigid layer 130 and the adhesive layer 120 together, may be pressed, fused, laminated, affixed or applied onto the second side 110 b of the flex substrate 110 to form the warpage control device 140 .
  • a device 150 may be coupled to the flex substrate 110 following attachment of the warpage control device 140 thereon.
  • the device 150 may include solder bumps or bonding pads 152 formed thereon.
  • the device 150 may be aligned with and placed upon corresponding solder bumps or bonding pads 112 on the flex substrate 110 .
  • the device 150 may be a packaged semiconductor device, an interposer, a die, a wafer, another flex substrate, a non-flexible substrate or other like material.
  • the solder bumps or bonding pads 152 on the device may comprise metals including, but not limited to, a eutectic alloy such as AlCu, AlGe or a low-melting point metal layer such as In, Au, Sn, Cu, lead free solder, solder paste or other like material.
  • a eutectic alloy such as AlCu, AlGe
  • a low-melting point metal layer such as In, Au, Sn, Cu, lead free solder, solder paste or other like material.
  • a reflow process may be performed to couple the device 150 to the flex substrate 110 through a plurality of electrical connections 170 .
  • the warpage control device 140 may aid in minimizing warpage or bow of the flex substrate 110 .
  • a molding underfill 160 may be formed between the device 150 and the first side 110 a of the flex substrate. The molding underfill 160 may further aid in minimizing warpage or bow of the flex substrate 110 during subsequent manufacturing processes.
  • the solder bumps and/or bonding pads 112 on the first side 110 a of the flex substrate 110 may comprise metals including, but not limited to, a eutectic alloy such as AlCu, AlGe or a low-melting point metal layer such as In, Au, Sn, Cu or other like material.
  • a eutectic alloy such as AlCu, AlGe
  • a low-melting point metal layer such as In, Au, Sn, Cu or other like material.
  • FIGS. 2A-2D illustrate various intermediate stages of forming a warpage control device in accordance with another embodiment.
  • a flex substrate 210 may include a first side 210 a and a second side 210 b.
  • a device 220 may be electrically coupled to the flex substrate 210 through a plurality of connections 230 on the first side 210 a of the flex substrate 210 .
  • FIG. 2B illustrates the configuration of FIG. 2A after a molding underfill 240 may be formed between the device 220 and the first side 210 a of the flex substrate 210 .
  • a warpage control device 270 may be attached on the second side 210 b of the flex substrate 210 .
  • the warpage control device 270 may include an adhesive layer 250 and a rigid layer 260 .
  • the warpage control device 270 may be formed on an area of the second side 210 b that may be opposite the device 220 formed on the first side 210 a of the flex substrate 210 . In comparison to the embodiment illustrated in FIGS.
  • the embodiment as illustrated in Figures 2 A- 2 D provides for attaching the warpage control device 270 to the flex substrate 210 after coupling the device 220 to the flex substrate 210 .
  • the methods for attaching the warpage control device 270 on the flex substrate 210 may vary.
  • the adhesive layer 250 may first be formed on the second side 210 b of flex substrate 110 and then the rigid layer 260 may be attached to the adhesive layer 250 .
  • the adhesive layer 250 may be formed on the second side 210 b of the flex substrate 210 using processes such as, for example, lamination, spraying, dipping, brushing or the like.
  • the rigid layer 260 may be pressed, fused, laminated, affixed or applied onto the adhesive layer 250 to form the warpage control device 270 .
  • the adhesive layer 250 may first be formed on the rigid layer 260 and then the combined adhesive layer 250 and rigid layer 260 may be attached to the second side 120 b of the flex substrate 210 to form the warpage control device 270 .
  • the adhesive layer 250 may be formed on the rigid layer 260 using processes such as, for example, lamination, spraying, dipping, brushing or the like.
  • the rigid layer 260 and the adhesive layer 250 together, may be pressed, laminated, fused, affixed or applied onto the second side 210 b of the flex substrate 210 to form the warpage control device 270 .
  • the device 220 may be coupled to the flex substrate 210 before the warpage control device 270 may be formed on the flex substrate 210 .
  • the order of forming a warpage control device on a flex substrate may depend on manufacturing processes and/or device types that may be coupled to the flex substrate on the opposite side of the flex substrate.
  • the embodiments as shown in FIGS. 1A-1D and 2 A- 2 D are provided to illustrate that the order of forming a warpage control device on a flex substrate may be varied, as determined by design and/or manufacturing processes involving the flex substrate.
  • FIGS. 3A-3B illustrate cross-sectional views of various warpage control devices according to various embodiments.
  • a flex substrate 310 may include a first side 310 a and a second side 310 b.
  • a plurality of electrical connections 311 may be formed on the first side 310 a between a device 312 and the flex substrate 310 .
  • a molding underfill 313 may be formed between the device 312 and the first side 310 a of the flex substrate 310 .
  • a warpage control device 316 may be attached to an area of the second side 310 b that may be opposite the device 312 formed on the first side 310 a of the flex substrate 310 .
  • the warpage control device 316 may include an adhesive layer 314 and a plurality of layers, shown here as a first layer 315 . 1 and a second layer 315 . 2 .
  • the plurality of layers may be rigid layers, semi-rigid layers, heat-sinks or the like.
  • the plurality of layers may be attached together using similar methods similar attaching methods as those discussed herein.
  • FIG. 3B illustrates a cross-sectional view of a plurality of warpage control devices on a flex substrate 320 according to an embodiment.
  • the flex substrate 320 may include a first side 320 a and a second side 320 b.
  • a plurality of electrical connections 321 may be formed between a device 322 and the flex substrate 320 on the first side 320 a of the flex substrate 320 .
  • a molding underfill 323 may be formed between the device 322 and the first side 320 a of the flex substrate 320 .
  • a first warpage control device 330 which may include a first adhesive layer 331 and a first rigid layer 332 , may be attached to the second side 320 b of the flex substrate 320 .
  • the first warpage control device 330 may be formed in an area of the second side 320 b that may be opposite the device 322 formed on the first side 320 a of the flex substrate 320 .
  • the flex substrate 320 may be bent in a manner to double-back on itself.
  • a second warpage control device 340 which may include a second adhesive layer 341 and a second rigid layer 342 , may also be attached to the second side 320 b of the flex substrate.
  • the second warpage control device 340 may be formed in an area of the second side 320 b that may approximately align with the first warpage control device 330 when the flex substrate 320 is bent backwards on itself as shown in FIG. 3B .
  • the second warpage control device 340 may provide additional support to aid in maintaining the integrity of the electrical connections 321 between the device 322 and the flex substrate 320 through applications where one or more forces may be applied that may press the flex substrate 320 together.
  • Such applications may include, for example, touch screen applications, touch pad applications, press-key applications or other applications.
  • the second warpage control device in a similar area, but may be located on the first side 320 a of the flex substrate.
  • a method may include providing a flex substrate having a plurality of electrical connections formed on a first side of the flex substrate; and attaching an adhesive layer and a rigid layer to a second side of the flex substrate, wherein the adhesive layer and the rigid layer are attached to an area of the second side of the flex substrate opposing the one or more electrical connections on the first side of the flex substrate.
  • the method may include attaching a device to one or more electrical connections on a first side of a flex substrate; and attaching an adhesive layer and a rigid layer on a second side of the flex substrate, wherein the adhesive layer is attached to an area of the second side of the flex substrate opposing the one or more electrical connections.
  • an apparatus may comprise a flex substrate having a first side and a second side; one or more electrical connections on the first side of the flex substrate; a first rigid layer on the second side of the flex substrate, wherein the first rigid layer is positioned in an area of the second side opposing the one or more electrical connections on the first side of the flex substrate; and a first adhesive layer between the first rigid layer and the second side of the flex substrate.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Combinations Of Printed Boards (AREA)
  • Structure Of Printed Boards (AREA)
  • Wire Bonding (AREA)

Abstract

A flexible substrate may be provided having a first side and a second side. A device may be electrically coupled to the first side of the flexible substrate through one or more electrical connections. A warpage control device may be attached to the second side flexible substrate. The warpage control device may include an adhesive layer and a rigid layer. The warpage control device may be formed in an area of the second side of the flexible substrate that may be opposite the one or more electrical connections on the first side of the flexible substrate.

Description

    CROSS REFERENCE TO RELATED APPLICATION
  • This application claims the benefit of U.S. Provisional Application Ser. No. 61/726,824, filed on Nov. 15, 2012, entitled “Warpage Control for Flexible Substrates,” which application is hereby incorporated herein by reference.
    • BACKGROUND
  • A flexible substrate (also referred herein to as a “flex” substrate) is a substrate that provides for flexible movement. Flex substrates provide advantages over non-flexible substrates in applications where a device may be subjected to movements such as bending, twisting or the like. Semiconductor devices, integrated circuits or the like can be electrically coupled to flex substrates. Differences in material properties between a flex substrate and a device being coupled to the flex substrate can degrade electrical connections between the device and the flex substrate. For example, differences between coefficients of thermal expansion for a flex substrate and for a device electrically coupled to the flex substrate can cause strain on the electrical connections between the device and the flex substrate.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • For a more complete understanding of the present embodiments, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
  • FIGS. 1A-1D illustrate cross-sectional views of intermediate stages of forming a warpage control device according to an embodiment;
  • FIGS. 2A-2D illustrate cross-sectional views of intermediate stages of forming a warpage control device according to another embodiment; and
  • FIGS. 3A-3B illustrate cross-sectional views of various warpage control devices according to various embodiments.
    •  DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS
  • The making and using of the embodiments are discussed in detail below. It should be appreciated, however, that the present disclosure provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention.
  • In general terms, embodiments provide a warpage control device that limits warpage or bow of a flex substrate. The warpage control device may be applied either prior to or following a reflow process wherein a device may be electrically coupled to the flex substrate. The warpage control device may provide support for the flex substrate to aid in maintaining the integrity of electrical connections between a device and a flex substrate throughout various manufacturing, fabrication and/or testing processes. The warpage control device may also provide support for the flex substrate to aid in maintaining the integrity of electrical connections between a device and a flex substrate in various operating environments, conditions or applications.
  • FIGS. 1A-1D illustrate cross-sectional views of intermediate stages of forming a warpage control device 140 according to an embodiment. As illustrated in FIGS. 1A-1B, a flex substrate 110 may include a first side 110 a and a second side 110 b. In an embodiment, a plurality of solder bumps and/or bonding pads 112 may be formed on the first side 110 a of the flex substrate. An adhesive layer 120 and a rigid layer 130, which together may comprise the warpage control device 140, may be attached to the second side 110 b of the flex substrate 110. In an embodiment, the warpage control device 140 may be formed on an area of the second side 110 b that may be opposite the plurality of solder bumps and/or bonding pads 112 formed on the first side 110 a of the flex substrate 110.
  • In various embodiments, the flex substrate 110 may comprise polymer films, such as polyethylene terephthalate, kapton, polyimide or the like, flexible plastic substrates, transparent conductive polyester films or other like materials. In various embodiments, the adhesive layer 120 may comprise epoxy, a polymer, glue, an adhesive agent or the like disposed between the rigid layer 130 and the flex substrate 110. In various embodiments, the rigid layer 130 may comprise a metal, a plastic, a polymer, a semiconductor material, a quartz, a ceramic or other material that may provide a rigid or semi-rigid support to the flex substrate 110. For example, a material may be chosen for the rigid layer 130 that may have a higher bulk modulus as compared to that of the flex substrate 110. In an embodiment, the rigid layer 130 may comprise a plurality of layers (not shown).
  • As illustrated in FIGS. 1A-1B, the warpage control device 140 may, in an embodiment, be attached to the flex substrate 110 before electrically coupling another device (discussed below) to the flex substrate 110. Placing the warpage control device 140 on the flex substrate 110 before electrically coupling the other device (discussed below) to the flex substrate 110 may aid in minimizing warpage or bow of the flex substrate 110 during the electrical coupling of the other device (discussed below) and/or subsequent manufacturing processes.
  • The methods for attaching the warpage control device 140 on the flex substrate 110 may vary. In one embodiment, for example, the adhesive layer 120 may first be formed on the second side 110 b of flex substrate 110 and then the rigid layer 130 may be applied to the adhesive layer 120. In various embodiments, the adhesive layer 120 may be formed on the second side 110 b of the flex substrate 110 using processes such as, for example, lamination, spraying, dipping, brushing or the like. In such embodiments, the rigid layer 130 may, for example, be pressed, fused, laminated, affixed or applied onto the adhesive layer 120 to form the warpage control device 140.
  • In another embodiment, for example, the adhesive layer 120 may first be formed on the rigid layer 130 and then the combined adhesive layer 120 and rigid layer 130 may be attached to the second side 120 b of the flex substrate 110 to form the warpage control device 140. In various embodiments, the adhesive layer 120 may be formed on the rigid layer 130 using processes such as, for example, lamination, spraying, dipping, brushing or the like. In such embodiments, the rigid layer 130 and the adhesive layer 120, together, may be pressed, fused, laminated, affixed or applied onto the second side 110 b of the flex substrate 110 to form the warpage control device 140.
  • As illustrated in FIGS. 1C-1D, a device 150 may be coupled to the flex substrate 110 following attachment of the warpage control device 140 thereon. As shown in FIG. 1C, the device 150 may include solder bumps or bonding pads 152 formed thereon. The device 150 may be aligned with and placed upon corresponding solder bumps or bonding pads 112 on the flex substrate 110. In various embodiments, the device 150 may be a packaged semiconductor device, an interposer, a die, a wafer, another flex substrate, a non-flexible substrate or other like material. In various embodiments, the solder bumps or bonding pads 152 on the device may comprise metals including, but not limited to, a eutectic alloy such as AlCu, AlGe or a low-melting point metal layer such as In, Au, Sn, Cu, lead free solder, solder paste or other like material.
  • As shown in FIG. 1D, a reflow process may be performed to couple the device 150 to the flex substrate 110 through a plurality of electrical connections 170. During the reflow process, the warpage control device 140 may aid in minimizing warpage or bow of the flex substrate 110. Also shown in FIG. 1D, a molding underfill 160 may be formed between the device 150 and the first side 110 a of the flex substrate. The molding underfill 160 may further aid in minimizing warpage or bow of the flex substrate 110 during subsequent manufacturing processes.
  • In various embodiments, the solder bumps and/or bonding pads 112 on the first side 110 a of the flex substrate 110 may comprise metals including, but not limited to, a eutectic alloy such as AlCu, AlGe or a low-melting point metal layer such as In, Au, Sn, Cu or other like material.
  • FIGS. 2A-2D illustrate various intermediate stages of forming a warpage control device in accordance with another embodiment. As shown in FIGS. 2A-2B, a flex substrate 210 may include a first side 210 a and a second side 210 b. A device 220 may be electrically coupled to the flex substrate 210 through a plurality of connections 230 on the first side 210 a of the flex substrate 210. FIG. 2B illustrates the configuration of FIG. 2A after a molding underfill 240 may be formed between the device 220 and the first side 210 a of the flex substrate 210.
  • As shown in FIG. 2C-2D, a warpage control device 270 may be attached on the second side 210 b of the flex substrate 210. The warpage control device 270 may include an adhesive layer 250 and a rigid layer 260. In an embodiment, the warpage control device 270 may be formed on an area of the second side 210 b that may be opposite the device 220 formed on the first side 210 a of the flex substrate 210. In comparison to the embodiment illustrated in FIGS. 1A-1D in which the warpage control device 140 is attached to the flex substrate 110 before coupling the device 150 to the flex substrate 110, the embodiment as illustrated in Figures 2A-2D provides for attaching the warpage control device 270 to the flex substrate 210 after coupling the device 220 to the flex substrate 210.
  • The methods for attaching the warpage control device 270 on the flex substrate 210 may vary. In one embodiment, for example, the adhesive layer 250 may first be formed on the second side 210 b of flex substrate 110 and then the rigid layer 260 may be attached to the adhesive layer 250. In various embodiments, the adhesive layer 250 may be formed on the second side 210 b of the flex substrate 210 using processes such as, for example, lamination, spraying, dipping, brushing or the like. In such embodiments, the rigid layer 260 may be pressed, fused, laminated, affixed or applied onto the adhesive layer 250 to form the warpage control device 270.
  • In another embodiment, for example, the adhesive layer 250 may first be formed on the rigid layer 260 and then the combined adhesive layer 250 and rigid layer 260 may be attached to the second side 120 b of the flex substrate 210 to form the warpage control device 270. In various embodiments, the adhesive layer 250 may be formed on the rigid layer 260 using processes such as, for example, lamination, spraying, dipping, brushing or the like. In such embodiments, the rigid layer 260 and the adhesive layer 250, together, may be pressed, laminated, fused, affixed or applied onto the second side 210 b of the flex substrate 210 to form the warpage control device 270.
  • As illustrated in FIGS. 2A-2D, the device 220 may be coupled to the flex substrate 210 before the warpage control device 270 may be formed on the flex substrate 210. The order of forming a warpage control device on a flex substrate may depend on manufacturing processes and/or device types that may be coupled to the flex substrate on the opposite side of the flex substrate. The embodiments as shown in FIGS. 1A-1D and 2A-2D are provided to illustrate that the order of forming a warpage control device on a flex substrate may be varied, as determined by design and/or manufacturing processes involving the flex substrate.
  • The present disclosure provides for other warpage control device configurations. FIGS. 3A-3B illustrate cross-sectional views of various warpage control devices according to various embodiments. As shown in FIG. 3, a flex substrate 310 may include a first side 310 a and a second side 310 b. A plurality of electrical connections 311 may be formed on the first side 310 a between a device 312 and the flex substrate 310. A molding underfill 313 may be formed between the device 312 and the first side 310 a of the flex substrate 310. A warpage control device 316 may be attached to an area of the second side 310 b that may be opposite the device 312 formed on the first side 310 a of the flex substrate 310. The warpage control device 316 may include an adhesive layer 314 and a plurality of layers, shown here as a first layer 315.1 and a second layer 315.2. In various embodiments, the plurality of layers may be rigid layers, semi-rigid layers, heat-sinks or the like. The plurality of layers may be attached together using similar methods similar attaching methods as those discussed herein.
  • FIG. 3B illustrates a cross-sectional view of a plurality of warpage control devices on a flex substrate 320 according to an embodiment. As shown in FIG. 3B, the flex substrate 320 may include a first side 320 a and a second side 320 b. A plurality of electrical connections 321 may be formed between a device 322 and the flex substrate 320 on the first side 320 a of the flex substrate 320. A molding underfill 323 may be formed between the device 322 and the first side 320 a of the flex substrate 320.
  • A first warpage control device 330, which may include a first adhesive layer 331 and a first rigid layer 332, may be attached to the second side 320 b of the flex substrate 320. The first warpage control device 330 may be formed in an area of the second side 320 b that may be opposite the device 322 formed on the first side 320 a of the flex substrate 320.
  • As shown in FIG. 3B, the flex substrate 320 may be bent in a manner to double-back on itself. In an embodiment a second warpage control device 340, which may include a second adhesive layer 341 and a second rigid layer 342, may also be attached to the second side 320 b of the flex substrate. The second warpage control device 340 may be formed in an area of the second side 320 b that may approximately align with the first warpage control device 330 when the flex substrate 320 is bent backwards on itself as shown in FIG. 3B.
  • The second warpage control device 340 may provide additional support to aid in maintaining the integrity of the electrical connections 321 between the device 322 and the flex substrate 320 through applications where one or more forces may be applied that may press the flex substrate 320 together. Such applications may include, for example, touch screen applications, touch pad applications, press-key applications or other applications. In an embodiment, the second warpage control device in a similar area, but may be located on the first side 320 a of the flex substrate.
  • In an embodiment, a method is provided. The method may include providing a flex substrate having a plurality of electrical connections formed on a first side of the flex substrate; and attaching an adhesive layer and a rigid layer to a second side of the flex substrate, wherein the adhesive layer and the rigid layer are attached to an area of the second side of the flex substrate opposing the one or more electrical connections on the first side of the flex substrate.
  • In another embodiment, another method is provided. The method may include attaching a device to one or more electrical connections on a first side of a flex substrate; and attaching an adhesive layer and a rigid layer on a second side of the flex substrate, wherein the adhesive layer is attached to an area of the second side of the flex substrate opposing the one or more electrical connections.
  • In an embodiment, an apparatus is provided. The apparatus may comprise a flex substrate having a first side and a second side; one or more electrical connections on the first side of the flex substrate; a first rigid layer on the second side of the flex substrate, wherein the first rigid layer is positioned in an area of the second side opposing the one or more electrical connections on the first side of the flex substrate; and a first adhesive layer between the first rigid layer and the second side of the flex substrate.
  • Although the present embodiments and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the disclosure as defined by the appended claims. For example, it will be readily understood by those skilled in the art that the structures and ordering of steps as described above may be varied while remaining within the scope of the present disclosure.
  • Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

Claims (21)

1. A method for providing a flexible structure, comprising:
providing a flex substrate having a plurality of electrical connections formed on a first side of the flex substrate; and
attaching an adhesive layer and a rigid layer to a second side of the flex substrate, wherein the adhesive layer and the rigid layer are attached to an area of the second side of the flex substrate opposing the one or more electrical connections on the first side of the flex substrate.
2. The method of claim 1, wherein the rigid layer is a metal, a plastic, a polymer or combinations thereof.
3. The method of claim 1, further comprising:
prior to the attaching the adhesive layer and the rigid layer to the second side of the flex substrate, attaching a device to the electrical connections on the first side of the flex substrate.
4. The method of claim 1, further comprising:
after the attaching the adhesive layer and the rigid layer to the second side of the flex substrate, attaching a device to the electrical connections on the first side of the flex substrate.
5. The method of claim 1, wherein the attaching the adhesive layer and the rigid layer to the second side of the flex substrate comprises:
attaching the adhesive layer to the second side of the flex substrate; and
after the attaching the adhesive layer, attaching the rigid layer to the adhesive layer.
6. The method of claim 1, wherein the attaching the adhesive layer and the rigid layer to the second side of the flex substrate comprises:
forming the adhesive layer on the rigid layer; and
after the forming the adhesive layer on the rigid layer, attaching the adhesive layer and the rigid layer to the flex substrate to the second side of the flex substrate.
7. The method of claim 1, wherein the attaching the adhesive layer includes pressing, spraying, brushing or laminating the adhesive layer to the flex substrate.
8. The method of claim 1, wherein the flex substrate is a polymer, a polyimide, a plastic, a transparent conductive film or combinations thereof.
9. The method of claim 1, wherein the rigid layer comprises a plurality of layers.
10. A method for providing a flexible structure, comprising:
attaching a device to one or more electrical connections on a first side of a flex substrate; and
attaching an adhesive layer and a rigid layer on a second side of the flex substrate, wherein the adhesive layer is attached to an area of the second side of the flex substrate opposing the one or more electrical connections.
11. The method of claim 10, further comprising:
forming a molding underfill between the device and the flex substrate.
12. The method of claim 10, wherein the attaching the adhesive layer and the rigid layer to the second side of the flex substrate comprises:
attaching the adhesive layer to the second side of the flex substrate; and
following the attaching the adhesive layer, attaching the rigid layer to the adhesive layer.
13. The method of claim 10, wherein the attaching the adhesive layer and the rigid layer to the second side of the flex substrate comprises:
forming the adhesive layer on the rigid layer; and
attaching the adhesive layer and the rigid layer to the second side of the flex substrate.
14. The method of claim 10, wherein the rigid layer is a metal, a plastic, a polymer or combinations thereof.
15. The method of claim 10, wherein the device is a packaged semiconductor device, a die or an interposer.
16-20. (canceled)
21. A method comprising:
forming on a first surface of a flex substrate a first plurality of electrical connectors;
attaching to a second surface of the flex substrate, opposite the first surface, a rigid layer;
aligning a second plurality of electrical connectors on a device to respective ones of the first plurality of electrical connectors;
reflowing the first and second plurality of electrical connectors; and
forming an underfill between the device and the first surface of the flex substrate.
22. The method of claim 21, further comprising:
prior to attaching to the second surface of the flex substrate the rigid layer, forming on the rigid layer an adhesive layer using a process selected from the group consisting of: laminating, spraying, dipping, brushing, and combinations thereof.
23. The method of claim 22, wherein one of the first plurality of connectors and the second plurality of connectors comprise solder bumps.
24. The method of claim 22, wherein the step of attaching to a second surface of the flex substrate, opposite the first surface, a rigid layer occurs prior to the step of aligning a second plurality of electrical connectors on a device to respective ones of the first plurality of electrical connector.
25. The method of claim 22, further comprising testing the device.
US13/782,109 2012-11-15 2013-03-01 Warpage Control for Flexible Substrates Abandoned US20140131897A1 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
US13/782,109 US20140131897A1 (en) 2012-11-15 2013-03-01 Warpage Control for Flexible Substrates
KR1020130090812A KR20140063388A (en) 2012-11-15 2013-07-31 Warpage control for flexible substrates
TW102140426A TWI548319B (en) 2012-11-15 2013-11-07 Methods for providing a flexible structure and flexible apparatuses
US14/310,377 US9502271B2 (en) 2012-11-15 2014-06-20 Warpage control for flexible substrates
KR1020150120038A KR20150103648A (en) 2012-11-15 2015-08-26 Warpage control for flexible substrates
KR1020160059345A KR101698720B1 (en) 2012-11-15 2016-05-16 Warpage control for flexible substrates

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201261726824P 2012-11-15 2012-11-15
US13/782,109 US20140131897A1 (en) 2012-11-15 2013-03-01 Warpage Control for Flexible Substrates

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/310,377 Division US9502271B2 (en) 2012-11-15 2014-06-20 Warpage control for flexible substrates

Publications (1)

Publication Number Publication Date
US20140131897A1 true US20140131897A1 (en) 2014-05-15

Family

ID=50680954

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/782,109 Abandoned US20140131897A1 (en) 2012-11-15 2013-03-01 Warpage Control for Flexible Substrates
US14/310,377 Active US9502271B2 (en) 2012-11-15 2014-06-20 Warpage control for flexible substrates

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/310,377 Active US9502271B2 (en) 2012-11-15 2014-06-20 Warpage control for flexible substrates

Country Status (3)

Country Link
US (2) US20140131897A1 (en)
KR (3) KR20140063388A (en)
TW (1) TWI548319B (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140191369A1 (en) * 2013-01-08 2014-07-10 Hitachi Metals, Ltd. Nitride semicondutor device
US20150053463A1 (en) * 2013-08-26 2015-02-26 Unimicron Technology Corp. Rigid flex board module and the manufacturing method thereof
CN105225972A (en) * 2015-10-22 2016-01-06 长电科技（滁州）有限公司 A kind of manufacture method of semiconductor package
JP2016122818A (en) * 2014-12-25 2016-07-07 大日本印刷株式会社 Substrate for led element, and method of manufacturing led mounting module using the same
US20160204366A1 (en) * 2015-01-12 2016-07-14 Apple Inc. Flexible Display Panel With Bent Substrate
US10818873B2 (en) * 2018-10-11 2020-10-27 Samsung Display Co., Ltd. Display device and manufacturing method thereof

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9756733B2 (en) 2011-10-04 2017-09-05 Apple Inc. Display and multi-layer printed circuit board with shared flexible substrate
CN108417501B (en) 2018-03-05 2020-03-24 台达电子企业管理（上海）有限公司 Power module and preparation method thereof
TWI737312B (en) * 2019-04-18 2021-08-21 台灣積體電路製造股份有限公司 Reflow apparatus and bonding method
TWI697087B (en) * 2019-04-18 2020-06-21 台灣積體電路製造股份有限公司 Reflow apparatus and bonding method
US11721551B2 (en) * 2021-01-26 2023-08-08 Tokyo Electron Limited Localized stress regions for three-dimension chiplet formation

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1025587T1 (en) * 1997-07-21 2001-02-08 Aguila Technologies Inc SEMICONDUCTOR FLIPCHIP PACK AND PRODUCTION METHOD THEREFOR
US6163462A (en) 1997-12-08 2000-12-19 Analog Devices, Inc. Stress relief substrate for solder ball grid array mounted circuits and method of packaging
KR100408616B1 (en) * 2000-03-21 2003-12-03 미쓰비시덴키 가부시키가이샤 Semiconductor device, method of manufacturing electronic device, electronic device, and portable information terminal
US7169685B2 (en) * 2002-02-25 2007-01-30 Micron Technology, Inc. Wafer back side coating to balance stress from passivation layer on front of wafer and be used as die attach adhesive
US20040155358A1 (en) 2003-02-07 2004-08-12 Toshitsune Iijima First and second level packaging assemblies and method of assembling package
US20060043603A1 (en) * 2004-08-31 2006-03-02 Lsi Logic Corporation Low temperature PB-free processing for semiconductor devices
KR100643756B1 (en) 2004-09-10 2006-11-10 삼성전자주식회사 Flexible device, flexible pressure sensor, and fabrication method thereof
US20060208365A1 (en) 2005-03-17 2006-09-21 Chipmos Technologies Inc. Flip-chip-on-film package structure
US7504718B2 (en) 2005-05-10 2009-03-17 International Business Machines Corporation Apparatus and methods for constructing balanced chip packages to reduce thermally induced mechanical strain
JP4585416B2 (en) * 2005-09-22 2010-11-24 富士通株式会社 Substrate warpage reduction structure and substrate warpage reduction method
US8207607B2 (en) 2007-12-14 2012-06-26 Denso Corporation Semiconductor device with resin mold
US8390115B2 (en) 2008-04-03 2013-03-05 Sharp Kabushiki Kaisha Wiring board and semiconductor device using the wiring board
JP5131023B2 (en) 2008-05-15 2013-01-30 日立電線株式会社 Photoelectric conversion module
TWM353605U (en) * 2008-10-29 2009-03-21 Inventec Appliances Corp Flexible printed circuit board with a reinforcing structure
US8237275B2 (en) 2010-06-21 2012-08-07 Aeroflex Colorado Springs Inc. Tungsten stiffener for flexible substrate assembly
JP2012146823A (en) 2011-01-12 2012-08-02 Nippon Koden Corp Shield method and electronic apparatus
CN202396084U (en) * 2011-12-12 2012-08-22 嘉联益科技股份有限公司 Flexible circuit board

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140191369A1 (en) * 2013-01-08 2014-07-10 Hitachi Metals, Ltd. Nitride semicondutor device
US20150053463A1 (en) * 2013-08-26 2015-02-26 Unimicron Technology Corp. Rigid flex board module and the manufacturing method thereof
US9253898B2 (en) * 2013-08-26 2016-02-02 Unimicron Technology Corp. Rigid flex board module and the manufacturing method thereof
JP2016122818A (en) * 2014-12-25 2016-07-07 大日本印刷株式会社 Substrate for led element, and method of manufacturing led mounting module using the same
CN105789255A (en) * 2015-01-12 2016-07-20 苹果公司 Flexible Display Panel With Bent Substrate
US20160204366A1 (en) * 2015-01-12 2016-07-14 Apple Inc. Flexible Display Panel With Bent Substrate
US9614168B2 (en) * 2015-01-12 2017-04-04 Apple Inc. Flexible display panel with bent substrate
US20170263873A1 (en) * 2015-01-12 2017-09-14 Apple Inc. Flexible Display Panel With Bent Substrate
CN109904203A (en) * 2015-01-12 2019-06-18 苹果公司 Flexible display panels with bent substrate
US11223020B2 (en) * 2015-01-12 2022-01-11 Apple Inc. Flexible display panel with bent substrate
CN105225972A (en) * 2015-10-22 2016-01-06 长电科技（滁州）有限公司 A kind of manufacture method of semiconductor package
US10818873B2 (en) * 2018-10-11 2020-10-27 Samsung Display Co., Ltd. Display device and manufacturing method thereof
US11495773B2 (en) 2018-10-11 2022-11-08 Samsung Display Co., Ltd. Display device and manufacturing method thereof

Also Published As

Publication number Publication date
KR20150103648A (en) 2015-09-11
US20140302642A1 (en) 2014-10-09
KR20140063388A (en) 2014-05-27
TW201419973A (en) 2014-05-16
TWI548319B (en) 2016-09-01
KR20160061935A (en) 2016-06-01
US9502271B2 (en) 2016-11-22
KR101698720B1 (en) 2017-01-20

Similar Documents

Publication Publication Date Title
US9502271B2 (en) Warpage control for flexible substrates
Kim et al. Flip chip bonding with anisotropic conductive film (ACF) and nonconductive adhesive (NCA)
US6518097B1 (en) Method for fabricating wafer-level flip chip package using pre-coated anisotropic conductive adhesive
JP4450113B2 (en) Semiconductor device and manufacturing method thereof
US7586187B2 (en) Interconnect structure with stress buffering ability and the manufacturing method thereof
Malik et al. Flip Chip integration of ultra-thinned dies in low-cost flexible printed electronics; the effects of die thickness, encapsulation and conductive adhesives
JP2004362602A (en) Rfid tag
US20220415769A1 (en) Semiconductor device with a semiconductor die embedded between an extended substrate and a bottom substrate
KR100642356B1 (en) Semiconductor device and mu1ti1ayer substrate therefor
JP5906022B2 (en) Macropin hybrid interconnect array and manufacturing method thereof
KR20160128536A (en) Anisotropic Conductive Film including Anchoring Polymer Layer with Conductive Particles and Manufacturing Method thereof
TW497238B (en) Semiconductor device
KR100726892B1 (en) Three-dimensional chip stacking package module and preparation method thereof
US7969024B2 (en) Semiconductor package with joint reliability, entangled wires including insulating material
US8035220B2 (en) Semiconductor packaging device
JP2011023709A (en) Semiconductor device and method of manufacturing the same
JP5487847B2 (en) Electronic device package, manufacturing method thereof, and electronic apparatus
JP4641551B2 (en) Manufacturing method of semiconductor device
US20180358320A1 (en) Electronic device, electronic device manufacturing method, and electronic apparatus
US9881890B2 (en) Semiconductor module, bonding jig, and manufacturing method of semiconductor module
US20130069226A1 (en) Semiconductor package having interposer
JP4243077B2 (en) Semiconductor device and manufacturing method thereof
CN101800181A (en) Manufacture method of flip chip encapsulation structure
KR101486201B1 (en) A flexible integrated circuit device and method of manufacturing the same
JP2005064237A (en) Semiconductor device and its manufacturing method

Legal Events

Date Code Title Description
AS Assignment

Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.,

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YU, CHEN-HUA;LIN, SHIH TING;LIN, JING-CHENG;AND OTHERS;SIGNING DATES FROM 20130221 TO 20130222;REEL/FRAME:029906/0561

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION